- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69023 > MB91302APFF-G-001-BNDE1 32-BIT, MROM, 68 MHz, RISC MICROCONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB91302APFF-G-001-BNDE1 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, MROM, 68 MHz, RISC MICROCONTROLLER, PQFP144 |
| 封裝： | 0.40 MM PITCH, PLASTIC, LQFP-144 |
| 文件頁(yè)數(shù)： | 60/140頁(yè) |
| 文件大?。?/td> | 2841K |
| 代理商： | MB91302APFF-G-001-BNDE1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)當(dāng)前第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)
MB91301 Series
26
DS07-16502-4E
R15 (General purpose register)
When any of the following instructions is executed, the SSP* or USP* value is not used as R15, resulting in an
incorrect value written to memory.
* : R15 is a virtual register. When a program attempts to access R15, the SSP or USP is accessed depending
on the status of the “S” flag as an SP flag. When coding the above ten instructions using an assembler,
specify a general-purpose register other than R15.
RETI instruction
Please do not neither control register of the instruction cache nor the data access to RAM of the instruction
cache immediately before the instruction of RETI.
Notes on the PS register
Since some instructions manipulate the PS register earlier, the following exceptions may cause the interrupt
handler to break or the PS flag to update its display setting when the debugger is being used. As the microcon-
troller is designed to carry out reprocessing correctly upon returning from such an EIT event, it performs oper-
ations before and after the EIT as specified in either case.
The following operations may be performed when the instruction immediately followed by a DIV0U/DIV0S
instruction is (a) halted by a user interrupt or NMI, (b) single-stepped, or (c) breaks in response to a data
event or emulator menu:
(1) D0 and D1 flags are updated earlier.
(2) The EIT handler (user interrupt/NMI or emulator) is executed.
(3) Upon returning from the EIT, the DIV0U/DIV0S instruction is executed and the D0 and D1 flags are
updated to the same values as those in (1) above.
The following operations are performed when the ORCCR/STILM/MOV Ri and PS instructions are executed
to enable interruptions when a user interrupt or NMI trigger event has occurred.
(1) The PS register is updated earlier.
(2) The EIT handler (user interrupt/NMI or emulator) is executed.
(3) Upon returning from the EIT, the above instructions are executed and the PS register is updated to the
same value as that in (1) above.
A/D converter
When the device is turned on or returns from a reset or stop, it takes time for the external capacitor to be charged,
requiring the A/D converter to wait for at least 10 ms.
Watchdog timer
The watchdog timer function of this model monitors that a program delays a reset within a certain period of time
and resets the CPU if the program fails to delay it, for example, because the program runs out of control. Once
the watchdog timer function is enabled, therefore, the watchdog timer continues to operate until a reset takes
place.
An exception, for example during stop, sleep and DMA transfer modes, is the automatic delaying of a reset under
a condition in which the CPU stops program execution.
Note, however, that a watchdog reset may not occur in the above state caused when the system runs out of
control. If this is the case, use the external INIT pin to cause a reset (INIT) .
AND
R15, @Ri
ANDH
R15, @Ri
ANDB
R15, @Ri
OR
R15, @Ri
ORH
R15, @Ri
ORB
R15, @Ri
EOR
R15, @Ri
EORH
R15, @Ri
EORB
R15, @Ri
XCHB
@Rj, R15
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB92411-33CR | 4 CHANNEL(S), 33 MHz, DMA CONTROLLER, CPGA179 |
| MB95108AHPFM | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP64 |
| MB95108AHPFV | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP64 |
| MB95F108ATSPFV | 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP64 |
| MB95F108AHSPFV | 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB91302APFF-G-010-BNDE1 | 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:32-Bit Proprietary Microcontroller |
| MB91302APFF-G-020-BNDE1 | 制造商:FUJITSU 功能描述:IC 32BIT MCU 5V SMD LQFP144 |
| MB91302APFF-G-XXX-BNDE1 | 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:32-Bit Proprietary Microcontroller |
| MB91302APM1R-G-020-BNDE1 | 制造商:FUJITSU 功能描述: 制造商:FUJITSU 功能描述:IC MCU 32BIT FR60 144LQFP 制造商:FUJITSU 功能描述:IC, MCU, 32BIT, FR60, 144LQFP |
| MB91302APM1R-G-020-JNE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。