參數(shù)資料
型號(hào): MB90F574APMC1
廠商: FUJITSU LTD
元件分類(lèi): 微控制器/微處理器
英文描述: 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP120
封裝: 14 X 14 MM, 1.70 MM HEIGHT, 0.40 MM PITCH, PLASTIC, LQFP-120
文件頁(yè)數(shù): 80/120頁(yè)
文件大?。?/td> 2711K
代理商: MB90F574APMC1
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)當(dāng)前第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
MB90570A/570C Series
62
DS07-13701-9E
10. DTP/External Interrupt Circuit
DTP (Data Transfer Peripheral), which is located between the peripheral circuit outside the device and the
F2MC-16LX CPU, receives an interrupt request or DMA request generated by the external peripheral circuit* for
transmission to the F2MC-16LX CPU. DTP is used to activate the intelligent I/O service or interrupt processing.
As request levels for IRQ2 to IRQ7, two types of “H” and “L” can be selected for the intelligent I/O service. Rising
and falling edges as well as “H” and “L” can be selected for an external interrupt request. For IRQ0 and IRQ1,
a request by a level cannot be entered, but both edges can be entered.
* : The external peripheral circuit is connected outside the MB90570A/570C series device.
Note : IRQ0 and IRQ1 cannot be used for the intelligent I/O service and return from an interrupt.
(1) Register Configuration
DTP/interrupt factor register (EIRR)
Address
000031H
bit 7
bit 0
ER7
ER6
ER5
ER4
ER3
ER2
ER1
ER0
bit 15
bit 14
bit 13
bit 12
bit 11
bit 10
bit 9
bit 8
. .... ... ....
(ENIR)
Initial value
XXXXXXXX B
R/W
Address
000030H
bit 15
bit 8
EN7
EN6
EN5
EN4
EN3
EN2
EN1
EN0
(EIRR)
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
.... ... .... .
R/W
Initial value
00000000 B
Address
Low order address 000032H
bit 15
bit 8
LB3
LA3
LB2
LA2
LB1
LA1
LB0
LA0
(ELVR upper)
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
.... ... .... .
R/W
Initial value
00000000 B
DTP/interrupt enable register (ENIR)
R/W:Readable and writable
X:Undefined
Address
High order address 000033H
LB7
LA7
LB6
LA6
LB5
LA5
LB4
LA4
(ELVR lower)
Initial value
00000000 B
R/W
Request level setting register (ELVR)
bit 7
bit 0
bit 15
bit 14
bit 13
bit 12
bit 11
bit 10
bit 9
bit 8
. .... ... ....
相關(guān)PDF資料
PDF描述
MB90583CPF 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100
MB90F583CAPMC MICROCONTROLLER, PQFP100
MB90F584CAPMC MICROCONTROLLER, PQFP100
MB90583CAPF 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100
MB90F584CPMC MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB90F583BPFR-GE1 制造商:FUJITSU 功能描述:
MB90F583BPMC-GE1 制造商:FUJITSU 功能描述:
MB90F583CAPFR-GE1 制造商:FUJITSU 功能描述:
MB90F591GPFR-GE1 制造商:FUJITSU 功能描述:
MB90F594APFR-GE1 制造商:FUJITSU 功能描述: