- 您現(xiàn)在的位置：買賣IC網 > PDF目錄377922 > MB90F244PFT-G (FUJITSU LTD) Octal Edge-Triggered D-type Flip-Flops With Clock Enable 20-LCCC -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | MB90F244PFT-G |
| 廠商： | FUJITSU LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Octal Edge-Triggered D-type Flip-Flops With Clock Enable 20-LCCC -55 to 125 |
| 中文描述： | 16-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | PLASTIC, TQFP-80 |
| 文件頁數(shù)： | 9/67頁 |
| 文件大?。?/td> | 1403K |
| 代理商： | MB90F244PFT-G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
9
MB90F244
Pin no.
TQFP-80*
30,
31,
33,
34,
35,
36,
37
Pin name
Circuit
type
Function
P60,
P61,
P62,
P63,
P66,
P67,
P65
AN0,
AN1,
AN2,
AN3,
AN6,
AN7,
AN5
P70
I
N-ch open-drain type I/O ports
When bits corresponding to the ADER are set to “0”, reading
instructions other than the read-modify-write group returns the
pin level. The value written on the data register is output to this
pin directly.
8/10-bit A/D converter analog input pins
Use this function after setting bits corresponding to the ADER to
“1” and setting corresponding bits of the data register to “1”.
43
J
General-purpose I/O port
This function is valid when the bit corresponded to ADER is set
to “0” and also the output of 16-bit timer #0 is disabled.
16-bit timer output pin
This function is valid when the bit corresponded to ADER is set
to “0” and also the output of 16-bit timer #0 is enabled.
8/10-bit AD converter analog input pin
This function can be used when the bit corresponded to ADER
is set to “1” and also the bit correponded to the data resister is
set to “1”.
General-purpose I/O port
This function is valid when the reload timer #1, and #2 output is
disabled.
16-bit timer output pins
This function is valid when the 16-bit timer #1, and #2 output is
enabled.
General-purpose I/O port
This function is valid when the SSI #1 clock output is disabled.
SSI #1 clock output I/O pin
General-purpose I/O port
This function is always valid.
SSI #1 data input pin
During SSI #1 input operations, these inputs may be used at
any time; therefore, it is necessary to stop output by other
functions on this pin, except when using them for output
deliberately.
General-purpose I/O port
This function is valid when the SSI #1 data output is disabled.
SSI #1 data output pin
This function is valid when the SSI #1 data output is disabled.
TOT0
AN4
44,
45
P70,
P72
G
TOT1,
TOT2
46
P73
G
SCK1
P74
47
G
SID1
48
P75
G
SOD1
*: FPT-80P-M15
(Continued)
相關PDF資料 |
PDF描述 |
|---|---|
| MB90F334A | 16-bit Proprietary Microcontroller |
| MB90F334APFF | 16-bit Proprietary Microcontroller |
| MB90F334APMC | 16-bit Proprietary Microcontroller |
| MB90V330A | 16-bit Proprietary Microcontroller |
| MB90F342CE | 16-bit Proprietary Microcontroller CMOS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MB90F334APMC1-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F334APMC1-G-SPE1 | 制造商:FUJITSU 功能描述: |
| MB90F334APMC-G-JNE1 | 制造商:FUJITSU 功能描述: |
| MB90F334APMC-G-SNE1 | 制造商:FUJITSU 功能描述: |
| MB90F334APMC-G-SPE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。