
3.5 Low Power Consumption Modes
226
Chapter 3:Operation
In stop mode, the contents of dedicated registers (such as accumulators) and internal RAM are retained.
q Wake-up from Stop Mode
The standby control circuit performs wake-up from stop mode at input of a reset signal or occurrence of
an interrupt. If stop mode is exited by a reset source, the MB90660A will be in reset state when it wakes
up from stop mode.
For wake-up from stop mode, the standby control circuit will move first to oscillation stabilization wait
mode prior to wake-up from stop mode. Also, if a reset source is the cause for wake-up from stop mode,
the reset sequence is initiated after an oscillation stabilization wait interval before the reset is applied.
During stop mode, any interrupt request stronger (higher) than level 7 generated from a peripheral
circuit or any other source can wake up the MB90660A from stop mode. The wake-up sequence first
passes into an oscillation stabilization interval defined by the WS1, WS0 bits in the CKSCR register,
then follows the normal interrupt processing sequence. If the interrupt request is accepted according to
the values of the I flag, ILM bit and interrupt control register (ICR), the CPU will branch to interrupt
processing. If the interrupt is not accepted, execution will continue with the next instruction following
the instruction that caused the transition to stop mode.
[CAUTION]
When interrupt processing is executed, the normal procedure is to first execute the
instruction following the instruction that caused the transition to stop mode before
branching to interrupt processing.
(4) CPU Intermittent Operation Function
The CPU intermittent operation function allows the clock signal feed to the CPU to operate
intermittently for registers, internal memory (ROM, RAM, I/O, or resource memory) or external bus
access. This function delays the start of the internal bus cycle by introducing a fixed pause in the clock
signal feed, thus reducing power consumption by lowering the CPU execution speed while maintaining
the high speed clock feed to the internal resources. The CG1, CG0 bits select the number of fixed pause
cycles in the clock feed to the CPU.
Note that external bus operations continue to use the same clock signal as the peripheral resources.
Instruction execution time using the CPU intermittent operation function can be calculated by adding
the number of access cycles to register, internal memory and internal resources to the normal execution
time increased by a fixed number of cycles in each pause.
Peripheral clock
CPU clock
Intermittent operation temporary
Internal bus startup cycle
pause cycle