- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45186 > MB89PV630C-SH 8-BIT, 10 MHz, MICROCONTROLLER, CDIP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB89PV630C-SH |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, 10 MHz, MICROCONTROLLER, CDIP64 |
| 封裝： | CERAMIC, MDIP-64 |
| 文件頁(yè)數(shù)： | 104/153頁(yè) |
| 文件大?。?/td> | 7326K |
| 代理商： | MB89PV630C-SH |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)當(dāng)前第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)
HARDWARE CONFIGURATION
2-31
P30 to P37 CMOS-type I/O ports (also used as resource input/output)
Switching input and output
This port has a data-direction register (DDR) and a port-data register (PDR) for each bit. Input and out-
put can be set independently for each bit. The pin with the DDR set to 1 is set to output, and the pin with
the DDR set to 0 is set to input. When the resource-output enable bit is enabled, the pin is set to output
irre spective of the DDR setting conditions.
Operation for output port (DDR = 1)
The value written at the PDR is output to the pin when the DDR is set to 1. When the PDR is read, usu-
ally, the value of the pin is read instead of the contents of the output latch. However, when the Read
Modify Write instruction is executed, the contents of the output latch are read irrespective of the DDR
setting con ditions. Therefore, the bit-processing instruction can be used even if input and output are
mixed with each other. When data is written to the PDR, the written data is held in the output latch irre-
spective of the DDR setting conditions.
P33 to P35 can be selected from either CMOS (Bit X = 0) or N-ch open drain (Bit X = 1).
Operation for input port (DDR = 0)
When used as the input port, the output impedance goes High. Therefore, when the PDR is read, the
value of the pin is read.
Operation for resource output
When using as the resource output, setting is performed by the resource output- enable bit. (See the de
scription of each resource.) If the output of each resource is enabled with the DDR set to 0, the port is
set to output. Since the reading of the parallel port is effective even if the output of each resource is
enabled, the output value of each resource can be read.
Operation for resource input
Input to the resource is irrelevant to the setting conditions of the DDR and resource. The value of the pin
is always input to the port serving as the resource input. When using an external signal at the resource,
set the DDR to input.
State when reset
When reset, the DDR and resource output-enable bit are initialized to 0 and the output impedance goes
High at all bits. (Pins with activated pull-up resistors are in the pull-up state.) When reset, the PDR is
unde fined. Therefore, set the value of the PDR before setting the DDR to output.
State in stop mode
With the SPL bit of the standby-control register set to 1, in the stop mode, the output impedance goes
High irrespective of the value of the DDR. (Pins with activated pull-up resistors are in the pull-up state.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB89P637-SH | 8-BIT, OTPROM, 10 MHz, MICROCONTROLLER, PDIP64 |
| MB89636RP-SH | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PDIP64 |
| MB89635RP-SH | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PDIP64 |
| MB89635RPF | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP64 |
| MB89PV950CF | 8-BIT, 5 MHz, MICROCONTROLLER, CQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB89PV640CF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
| MB89PV650A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
| MB89PV650ACF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
| MB89PV670A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
| MB89PV670ACF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。