- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382288 > MB81N643289 (Fujitsu Limited) DRILL BIT HIGH SPEED STEEL .021,1 PDF資料下載
參數(shù)資料
| 型號： | MB81N643289 |
| 廠商： | Fujitsu Limited |
| 英文描述： | DRILL BIT HIGH SPEED STEEL .021,1 |
| 中文描述： | 8 × 256K × 32位的雙倍數(shù)據(jù)速率FCRAMTM |
| 文件頁數(shù)： | 27/64頁 |
| 文件大?。?/td> | 1732K |
| 代理商： | MB81N643289 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
27
MB81N643289-50/-60
Preliminary (AE1E)
I
RECOMMENDED OPERATING CONDITIONS (Continued)
Notes:
*3. V
REF
is expected to track variations in the DC level of V
DDQ
of the transmitting device.
Peak-to-Peak noise level on V
REF
may not exceed +/- 2% of the supplied DC value.
*4. V
ISO
means {V
IN(CLK)
+ V
IN(CLK)
} / 2. Refer to Differential Input Signal Definition.
WARNING:
Recommended operating conditions are normal operating ranges for the semiconductor device.
All the device’s electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside
these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on
the data sheet. Users considering application outside the listed conditions are advised to contact their
FUJITSU representative beforehand.
Differential Input Signal Definition
I
CAPACITANCE
(T
A
= 25
°
C, f = 1 MHz)
Max.
Parameter
Symbol
Min.
Typ.
Unit
Input Capacitance, Address & Control
C
IN1
2.5
—
3.5
pF
Input Capacitance, CLK & CLK
C
IN2
2.5
—
3.5
pF
Input Capacitance, DM
0
to DM
3
C
IN3
4.0
—
5.5
pF
I/O Capacitance
C
I/O
4.0
—
5.5
pF
*2. Undershoot limit: V
(min)
pulse width measured at 50% of pulse amplitude.
V
DD
+ 1V
VIH
VIH
min
VIL
Pulse width
≤
4 ns
*1. Overshoot limit: V
IH
(max)
= V
+ 1V for pulse width
<= 4 ns acceptable,
50% of pulse amplitude
VIH
VIL
-1.0V
pulse width measured at 50% of pulse amplitude.
= V
SS
1.0V for pulse width
<= 4 ns acceptable,
50% of pulse amplitude
Pulse width
≤
4 ns
VIL
max
Fig. 4 – Differential Input Signal Offset Voltage (For Clock Input)
V
ISO
(max.)
V
ISO
(min.)
CLK
V
SWING(AC)
V
X
CLK
V
SS
|V
SWING
|
0V Differential
V
ISO
V
SS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB84VA2102 | 16M (x16) FLASH MEMORY & 2M (x 8) STATIC RAM |
| MB84VA2102-10 | 16M (x16) FLASH MEMORY & 2M (x 8) STATIC RAM |
| MB84VA2103 | 16M (x16) FLASH MEMORY & 2M (x 8) STATIC RAM |
| MB84VA2103-10 | 16M (x16) FLASH MEMORY & 2M (x 8) STATIC RAM |
| MB84VP24491HK-70PBS | RES NET BUSSED 150 OHM 6-SIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB81P643287 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8 x 256K x 32 BIT, FCRAMTM CORE BASED DOUBLE DATA RATE SDRAM |
| MB81P643287-50 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8 x 256K x 32 BIT, FCRAMTM CORE BASED DOUBLE DATA RATE SDRAM |
| MB81P643287-60 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8 x 256K x 32 BIT, FCRAMTM CORE BASED DOUBLE DATA RATE SDRAM |
| MB81V17800A-60PFTN | 制造商:FUJITSU Component Ltd 功能描述: 制造商:FUJITSU 功能描述: |
| MB82 | 功能描述:RECTIFIER BRIDGE 8A 200V BR-6 RoHS:否 類別:分離式半導(dǎo)體產(chǎn)品 >> 橋式整流器 系列:- 產(chǎn)品變化通告:Product Discontinuation 14/Mar/2011 標(biāo)準(zhǔn)包裝:1,500 系列:- 電壓 - 峰值反向(最大):1000V 電流 - DC 正向(If):1.5A 二極管類型:單相 速度:標(biāo)準(zhǔn)恢復(fù) >500ns，> 200mA（Io） 反向恢復(fù)時(shí)間(trr):- 安裝類型:表面貼裝 封裝/外殼:4-SMD 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:4-SDIP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。