- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382288 > MB81N643289 (Fujitsu Limited) DRILL BIT HIGH SPEED STEEL .021,1 PDF資料下載
參數(shù)資料
| 型號： | MB81N643289 |
| 廠商： | Fujitsu Limited |
| 英文描述： | DRILL BIT HIGH SPEED STEEL .021,1 |
| 中文描述： | 8 × 256K × 32位的雙倍數(shù)據(jù)速率FCRAMTM |
| 文件頁數(shù)： | 23/64頁 |
| 文件大?。?/td> | 1732K |
| 代理商： | MB81N643289 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
23
MB81N643289-50/-60
Preliminary (AE1E)
I
FUNCTIONAL DESCRIPTION (continued)
MODE REGISTER SET (MRS)
The mode register of SDRAM provides a variety of different operations. The register consists of four operation fields;
Burst Length, Burst Type, CAS Latency, and Test Mode Entry (This Test Mode Entry must not be used.)
Refer to MODE REGISTER TABLE in page 25.
The mode register can be programmed by the Mode Register Set command (MRS). Each field is set by the address
line. Once a mode register is programmed, the contents of the register will be held until re-programmed by another
MRS command (or part loses power). MRS command should only be issued on condition that all banks are in idle
state and all DQS are in High-Z. The condition of the mode register is undefined after the power-up stage. It is
required to set each field at power-up initialization.
Refer to POWER-UP INITIALIZATION below.
Note:
The Extended Mode Register Set command (EMRS) and its DLL Enable function of EMRS field is only
used at power-on sequence.
POWER-UP INITIALIZATION
The MB81N643289 internal condition at and after power-up will be undefined. Since MB81N643289 adopts the
method for two power supplies, which has two different power supply pins for internal core and I/O, it is required to
follow the following Power On Sequence to execute read or write operation.
1.
Apply V
DD
voltage to all V
DD
pins before or at the same time as V
DDQ
pins and attempt to maintain all input
signals to be Low state (or at least PD to be Low state).
2.
Apply V
DD
voltage to all V
DDQ
pins before or at the same time as V
REF
.
3.
Apply V
REF
.
4.
Start clock after all power supplies reached in a specified operating range and maintain stable condition
for a minimum of 200
μ
s.
5.
After the minimum of 200
μ
s stable power and clock, apply NOP condition and take PD to be High state.
6.
Issue Page Close All Banks (PCA) command or Page Close Single Bank (PC) command to every banks.
7.
Issue EMRS to enable DLL, DE = Low.
8.
Issue Mode Register Set command (MRS) to reset DLL, DR = High. An additional clock input for l
LOCK
*
1
period is required to lock the DLL.
9.
Apply minimum of two Auto-refresh command (REF).*
2
10. Program the mode register by Mode Register Set command (MRS) with DR = Low.*
2
Notes: *1. The l
LOCK
depends on operating clock period. The l
LOCK
is counted from “DLL Reset” at step-8 to any
command input at step-10.
*2. The Mode Register Set command (MRS) can be issued before two Auto-refresh cycle (REF).
POWER-DOWN
The MB81N643289 uses multiple power supply voltage. It is required to follow the reversed sequence of above
Power On Sequence.
1.
Take all input signals to be V
SS
or High-Z.
2.
Deapply V
DDQ
.
3.
Deapply V
DD
after or at the same time as V
DDQ
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB84VA2102 | 16M (x16) FLASH MEMORY & 2M (x 8) STATIC RAM |
| MB84VA2102-10 | 16M (x16) FLASH MEMORY & 2M (x 8) STATIC RAM |
| MB84VA2103 | 16M (x16) FLASH MEMORY & 2M (x 8) STATIC RAM |
| MB84VA2103-10 | 16M (x16) FLASH MEMORY & 2M (x 8) STATIC RAM |
| MB84VP24491HK-70PBS | RES NET BUSSED 150 OHM 6-SIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB81P643287 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8 x 256K x 32 BIT, FCRAMTM CORE BASED DOUBLE DATA RATE SDRAM |
| MB81P643287-50 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8 x 256K x 32 BIT, FCRAMTM CORE BASED DOUBLE DATA RATE SDRAM |
| MB81P643287-60 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8 x 256K x 32 BIT, FCRAMTM CORE BASED DOUBLE DATA RATE SDRAM |
| MB81V17800A-60PFTN | 制造商:FUJITSU Component Ltd 功能描述: 制造商:FUJITSU 功能描述: |
| MB82 | 功能描述:RECTIFIER BRIDGE 8A 200V BR-6 RoHS:否 類別:分離式半導(dǎo)體產(chǎn)品 >> 橋式整流器 系列:- 產(chǎn)品變化通告:Product Discontinuation 14/Mar/2011 標(biāo)準(zhǔn)包裝:1,500 系列:- 電壓 - 峰值反向(最大):1000V 電流 - DC 正向(If):1.5A 二極管類型:單相 速度:標(biāo)準(zhǔn)恢復(fù) >500ns，> 200mA（Io） 反向恢復(fù)時間(trr):- 安裝類型:表面貼裝 封裝/外殼:4-SMD 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:4-SDIP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。