- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377884 > MB8117800A-60 (Fujitsu Limited) CMOS 2 M ×8BIT Fast Page Mode DRAM(CMOS 2 M ×8 位快速頁面存取模式動態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | MB8117800A-60 |
| 廠商： | Fujitsu Limited |
| 英文描述： | CMOS 2 M ×8BIT Fast Page Mode DRAM(CMOS 2 M ×8 位快速頁面存取模式動態(tài)RAM) |
| 中文描述： | 的CMOS 2米× 8位快速頁面模式的DRAM的CMOS（2米× 8位快速頁面存取模式動態(tài)內(nèi)存） |
| 文件頁數(shù)： | 22/25頁 |
| 文件大?。?/td> | 474K |
| 代理商： | MB8117800A-60 |
22
MB8117800A-60/MB8117800A-70
CAS
V
OH
V
OL
RAS
V
IH
V
IL
V
IH
V
IL
DQ
(Output)
Fig. 17 – SELF REFRESH CYCLE (A0-A10 = WE = OE = “H” or “L”)
“H” or “L”
DESCRIPTION
The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip
is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter and
timing generator. If CAS goes to “L” before RAS goes to “L” (CBR) and the condition of CAS “L” and RAS “L” is kept for term of t
RASS
(more than 100
μ
s), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed
intervals using internal refresh address counter during “RAS = L” and “CAS = L”.
Exit from self refresh cycle is performed by togging RAS and CAS to “H” with specified t
CHS
min.. In this time, RAS must be kept “H”
with specified t
RPS
min..
Using self refresh mode, data can be retained without external CAS signal during system is in standby.
Restriction for Self Refresh operation;
For self refresh operation, the notice below must be considered.
1) In the case that distributed CBR refresh are operated between read/write cycles
Self refresh cycles can be executed without special rule if 2,048 cycles of distributed CBR refresh are executed
within t
REF
max..
2) In the case that burst CBR refresh or distributed burst RAS-only refresh are operated between read/write cycles
2,048 times of burst CBR refresh or 2,048 times of burst RAS-only refresh must be executed before and after
Self refresh cycles.
HIGH-Z
t
OH
t
OFF
t
CPN
t
CSR
t
RASS
t
RPS
t
RPC
t
CHS
A0 to A10, WE, OE = “H” or “L”
RAS
V
IH
V
IL
* read/write operation can be performed non refresh time within t
NS
or t
SN
Read/Write operation
Self Refresh operation
t
RASS
Read/Write operation
t
NS
< 2 ms
t
SN
< 2 ms
2,048 burst refresh cycle
2,048 burst refresh cycle
*
*
MB817800A-70
Min
.
100
MB817800A-60
Min.
100
Unit
Parameter
Max.
—
—
—
No
.
Max.
—
—
—
100
101
102
Symbol
(At recommended operating conditions unless otherwise noted.)
RAS Precharge Time
CAS Hold Time
125
–50
ns
110
–50
RAS Pulse Width
ns
t
RASS
t
RPS
t
CHS
Note: Assumes self refresh cycle only
μ
s
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB8117805A-60 | CMOS 2M ×8 BIT Hyper Page Mode Dynamic RAM(CMOS 2M ×8 位超級頁面存取模式動態(tài)RAM) |
| MB8117805A-70 | CMOS 2M ×8 BIT Hyper Page Mode Dynamic RAM(CMOS 2M ×8 位超級頁面存取模式動態(tài)RAM) |
| MB8117805B-50 | CMOS 2M ×8 BIT Hyper Page Mode Dynamic RAM(CMOS 2M ×8 位超級頁面存取模式動態(tài)RAM) |
| MB8117805B-60 | CMOS 2M ×8 BIT Hyper Page Mode Dynamic RAM(CMOS 2M ×8 位超級頁面存取模式動態(tài)RAM) |
| MB8118160A-60 | CMOS 1M×16 BIT Fast Page Mode Dynamic RAM(CMOS 1M×16 位快速頁面存取模式動態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB8117800A-70 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2 M X 8 BIT FAST PAGE MODE DYNAMIC RAM |
| MB812 | 功能描述:ACCY MOUNT BMM 3/4 58A RoHS:是 類別:RF/IF 和 RFID >> RF配件 系列:* 標準包裝:1 系列:* |
| MB812.833 | 功能描述:ACCY MOUNT BMM 3/4 58A RoHS:是 類別:RF/IF 和 RFID >> RF配件 系列:* 標準包裝:1 系列:* |
| MB-8120 | 制造商:Maxxtro 功能描述: |
| MB81256-10 | 制造商:FUJITSU 功能描述:256K X 1 PAGE MODE DRAM, 100 ns, CQCC18 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。