![](http://datasheet.mmic.net.cn/330000/MB8116400B-50_datasheet_16435805/MB8116400B-50_5.png)
5
MB8116400B-50/-60
I
FUNCTIONAL TRUTH TABLE
X : “H” or “L”
* : It is impossible in Fast Page Mode.
I
ADDRESS INPUTS
Twenty-two input bits are required to decode any four of 16,777,216 cell addresses in the memory matrix. Since
only twelve address bits (A
0
to A
11
) are available, the row and column inputs are separately strobed by RAS and
CAS as shown in Figure 1. First, twelve row address bits are input on pins A
address strobe (RAS) then, ten column address bits are input and latched with the column address strobe
(CAS). Both row and column addresses must be stable on or before the falling edge of RAS and CAS, respectively.
The address latches are of the flow-through type; thus, address information appearing after t
matically treated as the column address.
WRITE ENABLE
The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated;
when WE is High, a read cycle is selected. During the read mode, input data is ignored.
DATA INPUT
Input data is written into memory in either of three basic ways–an early write cycle, an OE (delayed) write cycle,
and a read-modify-write cycle. The falling edge of WE or CAS, whichever is later, serves as the input data-latch
strobe. In an early write cycle, the input data (DQ
1
-DQ
4
) is strobed by CAS and the setup/hold times are referenced
to CAS because WE goes Low before CAS. In a delayed write or a read-modify-write cycle, WE goes Low after
CAS; thus, input data is strobed by WE and all setup/hold times are referenced to the write-enable signal.
DATA OUTPUT
The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to
that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low.
When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:
t
RAC
:
from the falling edge of RAS when t
RCD
(max) is satisfied.
t
CAC
:
from the falling edge of CAS when t
RCD
is greater than t
t
AA
:
from column address input when t
RAD
is greater than t
t
OEA
:
from the falling edge of OE when OE is brought Low after t
FUNCTIONAL OPERATION
0
-through-A
11
and latched with the row
RAH
(min)+ t
T
is auto-
RCD
(max).
(max).
RAD
RAC
, t
CAC
, or t
AA
.
Operation Mode
Clock Input
Address Input
Input Data
Refresh
Note
RAS
CAS
WE
OE
Row
Column
Input
Output
Standby
H
H
X
X
—
—
—
High-Z
—
Read Cycle
L
L
H
L
Valid
Valid
—
Valid
Yes*
t
RCS
≥
t
RCS
(min)
Write Cycle
(Early Write)
L
L
L
X
Valid
Valid
Valid
High-Z
Yes*
t
WCS
≥
t
WCS
(min)
Read-Modify-
Write Cycle
L
L
H
→
L L
→
H
Valid
Valid
Valid
Valid
Yes*
RAS-only
Refresh Cycle
L
H
X
X
Valid
—
—
High-Z
Yes
CAS-before-RAS
Refresh Cycle
L
L
H
X
—
—
—
High-Z
Yes
t
CSR
≥
t
CSR
(min)
Hidden Refresh
Cycle
H
→
L
L
H
→
X
L
—
—
—
Valid
Yes
Previous data
is kept.