參數(shù)資料
型號(hào): MAX9489ETJ
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: XO, clock
英文描述: Multiple-Output Network Clock Generator
中文描述: 133 MHz, OTHER CLOCK GENERATOR, QCC32
封裝: 5 X 5 MM, 0.80 MM PITCH, TQFN-32
文件頁(yè)數(shù): 9/11頁(yè)
文件大?。?/td> 176K
代理商: MAX9489ETJ
M
Multiple-Output Network Clock Generator
_______________________________________________________________________________________
9
Setting the Clock Frequencies
Each CLK_ output has an associated control register.
The contents of the registers determine the frequency
of their associated outputs. Table 3 provides the fre-
quency mapping for the registers.
Example: To program CLK3 to 80MHz, first address the
device with R/
W
low, then send register address byte
0x03 followed by data byte 0x05 (Figure 5).
Frequency Margin Control
Frequency margin is controlled through control register
0x10. Table 4 provides the mapping for the available
margins. A selected margin applies to all outputs.
Example: To increase all clock outputs by 5%, address
the device, then send register address byte 0x10 fol-
lowed by data byte 0x01.
Power Supply
The MAX9489 uses a 3.0V to 3.6V power supply con-
nected to V
DD
, and 3.0V to 3.6V connected to AV
DD
.
Bypass each V
DD
at the device with a 0.1μF capacitor.
Also bypass AV
DD
at the device with a 0.1μF capacitor.
Additionally, use a bulk bypass capacitor of 10μF
where power enters the circuit board.
Board Layout Considerations
As with all high-frequency devices, board layout is
critical to proper operation. Place the crystal as close
as possible to X1 and X2, and minimize parasitic
capacitance around the crystal leads. Ensure that the
exposed pad makes good contact with GND.
Chip Information
TRANSISTOR COUNT: 15,219
PROCESS: CMOS
SCL
MSB
1
SDA
1
A4
A3
A2
A1
A0
ACK
LSB
START
ACKNOWLEDGE
NOT ACKNOWLEDGE
R/W
Figure 3. I
2
C Address and Acknowledge
S
1
1
A4
A3
A2
A1
0
ACK RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0 ACK
D7
D6
D5
D4
D3
D2
D1
D0
ACK
P
MASTER-WRITE DATA STRUCTURE
START
DEVICE ADDRESS
REGISTER ADDRESS
DATA IN
STOP
R/W
RS
1
1
A4
A3
A2
A1
A0
1
ACK
D7
D6
D5
D4
D3
D2
D1
D0
P
DEVICE ADDRESS
DATA OUT
STOP
R/W
S
1
1
A4
A3
A2
A1
0
ACK RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0 ACK
MASTER-READ DATA STRUCTURE
START
DEVICE ADDRESS
REGISTER ADDRESS
R/W
ACK
S = START CONDITION
A_ = DEVICE ADDRESS
ACK = ACKNOWLEDGE
ACK = NOT ACKNOWLEDGE
RA_ = REGISTER ADDRESS
D_ = DATA
P = STOP CONDITION
RS = REPEATED START
DATA DIRECTION
= MASTER TO SLAVE
= SLAVE TO MASTER
Figure 4. I
2
C Interface Data Structure
相關(guān)PDF資料
PDF描述
MAX9491ETP Factory-Programmable, Single PLL Clock Generator
MAX9491EUD Factory-Programmable, Single PLL Clock Generator
MAX9491 Factory-Programmable, Single PLL Clock Generator
MAX9492 Multiple-Output Clock Generator with Spread Spectrum
MAX9492ETP Multiple-Output Clock Generator with Spread Spectrum
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX9491ETP010 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MAX9491ETP010+ 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Factory-Prog Single PLL Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MAX9491ETP010+T 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Factory-Prog Single PLL Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MAX9491ETP010-T 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MAX9491ETP045 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56