In either case, when the MOSFET is turned off, the out-
put capacitor continues to discharge by the IC supply
current, I
DD
. The I
DD
flows into the IC at the V
DD
termi-
nal, out at the V
EE
terminal, and back to the capacitor
through the external MOSFETs substrate diode. There
is also a parallel current path between the V
EE
and
DRAIN terminals through multiple internal ESD-protec-
tion diodes. Protection circuits built into the IC allow the
DRAIN terminal voltage to drop below that of the V
EE
terminal so long as the allowed absolute-maximum
DRAIN terminal current (-100mA) is not exceeded. As
I
DD
is only 2mA maximum, this limiting current will not
even be approached.
Current Limit and Electronic
Circuit Breaker
The MAX5949_ provides current-limiting and circuit-
breaker features that protect against excessive load cur-
rent and short-circuit conditions. The load current is
monitored by sensing the voltage across an external
sense resistor connected between V
EE
and SENSE.
If the voltage between V
EE
and SENSE reaches the cur-
rent-limit trip voltage (V
CL
), the MAX5949_ pulls down
the GATE pin and regulates the current through the
external MOSFET so V
SENSE
- V
EE
<
V
CL
. If the current
drawn by the load drops below V
CL
/ R
SENSE
limit, the
GATE pin voltage rises again. However, if the load cur-
rent is at the regulation limit of V
CL
/ R
SENSE
for a period
of t
PHLCB
, the electronic circuit breaker trips, causing the
MAX5949A/MAX5949B to turn off the external MOSFET.
After an overcurrent fault condition, the circuit breaker
is reset by pulling the UV pin low and then pulling UV
high or by cycling power to the MAX5949A/MAX5949B.
Unless power is cycled to the MAX5949A/MAX5949B,
the device waits until t
OFF
has elapsed before turning
on the gate of the external FET.
Overcurrent Fault Integrator
The MAX5949_ features an overcurrent fault integrator.
When an overcurrent condition exists, an internal digital
counter increments its count. When the counter reaches
500祍 (the maximum current-limit duration) for the
MAX5949_, an overcurrent fault is generated. If the
overcurrent fault does not last 500祍, then the counter
begins decrementing at a rate 128 (maximum current-
limit duty cycle) times slower than the counter was
incrementing. Repeated overcurrent conditions will gen-
erate a fault if duty cycle of the overcurrent condition is
greater than 1/128.
Load-Current Regulation
The MAX5949_ accomplishes load-current regulation by
pulling current from the GATE pin whenever V
SENSE
- V
EE
> V
CL
(see the Typical Operating Characteristics). This
decreases the gate-to-source voltage of the external
MOSFET, thereby reducing the load current. When
V
SENSE
- V
EE
< V
CL
, the MAX5949A/MAX5949B pull the
GATE pin high by a 45礎(chǔ) (I
PU
) current.
Driving into a Shorted Load
In the event of a permanent short-circuit condition, the
MAX5949_ limits the current drawn by the load to V
CL
/
R
SENSE
for a period of t
PHLCB
, after which the circuit
breaker trips. Once the circuit breaker trips, the GATE
of the external FET is pulled low by 50mA (I
PD
) turning
off power to the load.
Immunity to Input Voltage Steps
The MAX5949_ guards against input voltage steps on the
input supply. A rapid increase in the input supply voltage
(V
DD
- V
EE
increasing) causes a current step equal to I =
C
L
x V
IN
/ T. If the load current exceeds V
CL
/ R
SENSE
during an input voltage step, the MAX5949A/MAX5949B
current limit activates, pulling down the gate voltage and
limiting the load current to V
CL
/ R
SENSE
. The DRAIN
voltage (V
DRAIN
) then slews at a slower rate than the
input voltage. As the drain voltage starts to slew down,
the drain-to-gate feedback capacitor C2 pushes back on
the gate, reducing the gate-to-source voltage (V
GS
) and
the current through the external MOSFET. Once the input
supply reaches its final value, the DRAIN slew rate (and
therefore the inrush current) is limited by the capacitor
C2 just as it is limited in the startup condition. To ensure
correct operation, R
SENSE
must be chosen to provide a
current limit larger than the sum of the load current and
the dynamic current into the load capacitance in the
slewing mode.
If the load current plus the capacitive charging current is
-48V Hot-Swap Controllers
with External R
SENSE
10   ______________________________________________________________________________________
GATE - V
EE
10V/div
V
EE
50V/div
DRAIN
50V/div
INRUSH
CURRENT
1A/div
4ms/div
CONTACT
BOUNCE
Figure 7b. Input Inrush Current