參數(shù)資料
型號: MAX5580-MAX5585
廠商: Maxim Integrated Products, Inc.
英文描述: Quadruple Low-Power Differential Line Receiver 20-LCCC -55 to 125
中文描述: 緩沖,快速建立,四路,12/10/8位,電壓輸出DAC
文件頁數(shù): 9/34頁
文件大?。?/td> 1206K
代理商: MAX5580-MAX5585
M
Buffered, Fast-Settling, Quad,
12-/10-/8-Bit, Voltage-Output DACs
_______________________________________________________________________________________
9
TIMING CHARACTERISTICS—DSP Mode Enabled (1.8V Logic) (Figure 2)
(DVDD= 1.8V to 2.7V, AGND = DGND = 0, TA= TMINto TMAX, unless otherwise noted.)
PARAMETER
SYMBOL
f
SCLK
t
CH
t
CL
t
CSS
t
DSS
t
CSH
t
CS0
t
DS0
t
DS
t
DH
CONDITIONS
MIN
TYP
MAX
10
UNITS
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
SCLK Frequency
SCLK Pulse-Width High
SCLK Pulse-Width Low
CS
Fall to SCLK Fall Setup Time
DSP
Fall to SCLK Fall Setup Time
SCLK Fall to
CS
Rise Hold Time
SCLK Fall to
CS
Fall Delay
SCLK Fall to
DSP
Fall Delay
DIN to SCLK Fall Setup Time
DIN to SCLK Fall Hold Time
1.8V < DV
DD
< 2.7V
(Note 7)
(Note 7)
40
40
20
20
5
10
15
20
5
SCLK Rise to DOUT_ Valid
Propagation Delay
t
DO1
C
L
= 20pF, UPIO_ = DOUTDC1 or DOUTRB
mode
60
ns
SCLK Fall to DOUT_ Valid
Propagation Delay
t
DO2
C
L
= 20pF, UPIO_ = DOUTDC0 mode
60
ns
CS
Rise to SCLK Fall Hold Time
CS
Pulse-Width High
DSP
Pulse-Width High
DSP
Pulse-Width Low
UPIO_ TIMING CHARACTERISTICS
t
CS1
t
CSW
t
DSW
t
DSPWL
MICROWIRE and SPI modes 0 and 3
20
90
40
40
ns
ns
ns
ns
(Note 8)
DOUT Tri-State Time when
Exiting DOUTDC0, DOUTDC1,
and UPIO Modes
t
DOZ
C
L
= 20pF, from end of write cycle to UPIO_
in high impedance
200
ns
DOUTRB Tri-State Time from
CS
Rise
t
DRBZ
C
L
= 20pF, from rising edge of
CS
to UPIO_
in high impedance
40
ns
DOUTRB Tri-State Enable Time
from 8th SCLK Fall
t
ZEN
C
L
= 20pF, from 8th falling edge of SCLK to
UPIO_ driven out of tri-state
40
ns
LDAC
Pulse-Width Low
LDAC
Effective Delay
CLR
,
MID
,
SET
Pulse-Width Low
GPO Output Settling Time
t
LDL
t
LDS
t
CMS
t
GP
Figure 5
Figure 6
Figure 5
Figure 6
40
200
40
ns
ns
ns
ns
200
GPO Output High-Impedance
Time
t
GPZ
200
ns
Note 7:
In some daisy-chain modes, data is required to be clocked in on one clock edge and the shifted data clocked out on the fol-
lowing edge. In the case of a 0.5 clock-period delay, it is necessary to increase the minimum high/low clock times to 25ns
(2.7V) or 50ns (1.8V).
Note 8:
The falling edge of
DSP
starts a DSP-type bus cycle, provided that
CS
is also active low to select the device.
DSP
active low and
CS
active low must overlap by a minimum of 10ns (2.7V) or 20ns (1.8V).
CS
can be permanently low in this mode of operation.
相關PDF資料
PDF描述
MAX5580AETP Quadruple Low-Power Differential Line Receiver 16-CDIP -55 to 125
MAX5580AEUP Quadruple Low-Power Differential Line Receiver 16-CFP -55 to 125
MAX562EWI Complete 230kbps, 2.7V to 5.25V Serial Interface for Notebook Computers
MAX562CAI Complete 230kbps, 2.7V to 5.25V Serial Interface for Notebook Computers
MAX562CWI Complete 230kbps, 2.7V to 5.25V Serial Interface for Notebook Computers
相關代理商/技術參數(shù)
參數(shù)描述
MAX5581AETP+T 制造商:Maxim Integrated Products 功能描述:DAC 4-CH 12-BIT 20TQFN EP - Tape and Reel
MAX5581AEUP 功能描述:數(shù)模轉換器- DAC RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5581AEUP+ 功能描述:數(shù)模轉換器- DAC 12-Bit 4Ch Precision DAC RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5581AEUP+T 功能描述:數(shù)模轉換器- DAC 12-Bit 4Ch Precision DAC RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5581AEUP-T 功能描述:數(shù)模轉換器- DAC RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube