參數(shù)資料
型號: MAX5580-MAX5585
廠商: Maxim Integrated Products, Inc.
英文描述: Quadruple Low-Power Differential Line Receiver 20-LCCC -55 to 125
中文描述: 緩沖,快速建立,四路,12/10/8位,電壓輸出DAC
文件頁數(shù): 25/34頁
文件大?。?/td> 1206K
代理商: MAX5580-MAX5585
M
Buffered, Fast-Settling, Quad,
12-/10-/8-Bit, Voltage-Output DACs
______________________________________________________________________________________
25
Settling-Time-Mode Write Example:
To configure DACA and DACD into FAST mode and
DACB and DACC into SLOW mode, use the command
in Table 12.
To read back the settling-time-mode bits, use the com-
mand in Table 13.
CPOL and CPHA Control Bits
The CPOL and CPHA control bits of the
MAX5580–MAX5585 are defined the same as the CPOL
and CPHA bits in the SPI standard. Set the DAC’s
CPOL and CPHA bits to CPOL = 0 and CPHA = 0 or
CPOL = 1 and CPHA = 1 for MICROWIRE and SPI
applications requiring the clocking of data in on the ris-
ing edge of SCLK. Set the DAC’s CPOL and CPHA bits
to CPOL = 0 and CPHA = 1 or CPOL = 1 and CPHA =
0 for DSP and SPI applications, requiring the clocking
of data in on the falling edge of SCLK (refer to the
Programmer’s Handbook
and see Table 14 for details).
At power-up, if
DSP
= DV
DD
, the default value of CPHA
is zero and if
DSP
= DGND, the default value of CPHA
is one. The default value of CPOL is zero at power-up.
To write to the CPOL and CPHA bits, use the command
in Table 15.
To read back the device’s CPOL and CPHA bits, use
the command in Table 16.
Table 12. Settling-Time-Mode Write Example
DATA
DIN
CONTROL BITS
0
DATA BITS
X
1
1
1
1
1
0
X
X
X
X
1
0
0
1
X = Don’t care.
Table 13. Settling-Time-Mode Read Command
DATA
DIN
D OU TRB
CONTROL BITS
0
X
DATA BITS
X
X
1
X
1
X
1
X
1
X
1
X
1
X
1
X
X
X
X
X
X
X
X
X
X
X
S P D D S P D C S P D B S P D A
Table 16. CPOL and CPHA Read Command
DATA
DIN
D OU TRB
CONTROL BITS
1
X
DATA BITS
X
X
1
X
1
X
1
X
0
X
0
X
0
X
1
X
X
X
X
X
X
X
X
X
X
X
X
X
C P O L
C P H A
Table 14. CPOL and CPHA Bits
CPOL
CPHA
DESCRIPTION
0
0
Default values at power-up when
DSP
is connected to DV
DD
. Data is clocked in on the rising edge
of SCLK.
0
1
Default values at power-up when
DSP
is connected to DGND. Data is clocked in on the falling edge
of SCLK.
1
1
0
1
Data is clocked in on the falling edge of SCLK.
Data is clocked in on the rising edge of SCLK.
Table 15. CPOL and CPHA Write Command
DATA
DIN
CONTROL BITS
1
DATA BITS
X
1
1
1
0
0
0
0
X
X
X
X
X
C P O L C P H A
X = Don’t care.
X = Don’t care.
X = Don’t care.
相關(guān)PDF資料
PDF描述
MAX5580AETP Quadruple Low-Power Differential Line Receiver 16-CDIP -55 to 125
MAX5580AEUP Quadruple Low-Power Differential Line Receiver 16-CFP -55 to 125
MAX562EWI Complete 230kbps, 2.7V to 5.25V Serial Interface for Notebook Computers
MAX562CAI Complete 230kbps, 2.7V to 5.25V Serial Interface for Notebook Computers
MAX562CWI Complete 230kbps, 2.7V to 5.25V Serial Interface for Notebook Computers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX5581AETP+T 制造商:Maxim Integrated Products 功能描述:DAC 4-CH 12-BIT 20TQFN EP - Tape and Reel
MAX5581AEUP 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5581AEUP+ 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12-Bit 4Ch Precision DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5581AEUP+T 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12-Bit 4Ch Precision DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5581AEUP-T 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube