- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9499 > MAX1407CAI+ (Maxim Integrated Products)IC DAS 16BIT LP 28-SSOP PDF資料下載
參數(shù)資料
| 型號： | MAX1407CAI+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 30/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAS 16BIT LP 28-SSOP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 46 |
| 類型： | 數(shù)據(jù)采集系統(tǒng)（DAS） |
| 分辨率（位）： | 16 b |
| 采樣率（每秒）： | 60 |
| 數(shù)據(jù)接口： | 串行 |
| 電壓電源： | 模擬和數(shù)字 |
| 電源電壓： | 2.7 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SSOP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
MAX1407/MAX1408/MAX1409/MAX1414
Low-Power, 16-Bit Multichannel DAS with
Internal Reference,10-Bit DACs, and RTC
36
______________________________________________________________________________________
POWER2 REGISTER (11001)
DA1E: DAC1 Power Enable. A logic 1 powers DAC1,
while a logic 0 powers it down. The output buffer goes
high impedance in power-down mode.
DA2E: DAC2 Power Enable. A logic 1 powers DAC2,
while a logic 0 powers it down. The output buffer goes
high impedance in power-down mode.
SHDE: Shutdown Enable bar. If SHDE is set to 1,
SHDN is pulled high. A wake-up event such as an
assertion of WU1 or WU2, a time-of-day alarm, or by
writing to the Power1, Power2, Standby, Idle, or Run
registers sets this bit to 1 and drives SHDN high. If the
SHDE bit is set to 0 in Standby, Idle, or Run mode and
the PLL is still operational (PLLE = 1), the SHDN pin will
remain high until 2.93ms (tDPD) after PLLE is set to 0.
PLLE: Phase-Locked Loop Power Enable. A logic 1
powers the PLL and enables FOUT while a logic 0 pow-
ers down the PLL and disables FOUT. A wake-up event
sets this bit to 1. See Wake-Up section.
LVDE: +2.7V Voltage Monitor Power Enable. A logic 1
powers the +2.7V voltage comparator circuitry, while a
logic 0 powers down the +2.7V voltage comparator cir-
cuitry. A wake-up event sets LVDE to 1. See Wake-Up
section.
LSDE: +1.8V Voltage Monitor Power Enable. A logic 1
powers the +1.8V voltage comparator circuitry, while a
logic 0 powers down the +1.8V voltage comparator cir-
cuitry. See Wake-Up section.
SDCE: Signal-Detect Comparator Power Enable. A
logic 1 powers the signal-detect comparator while a
logic 0 powers down this comparator.
D0E: D0 Enable bit. A logic 0 three-states the D0
ouput. When D0E is set to “1”, the output of D0 is con-
tolled by the state of DBIT in the MUX register.
Programming the device in different modes does not
alter the state of this bit.
VM: RESET Voltage Monitor Threshold Selection bit. A
logic 0 selects a +2.7V threshold while a logic 1 selects
a +1.8V threshold for the RESET Voltage Monitor. The
VM bit effects the LVDE and LSDE bits in different
modes of operation (see Table 8).
BIASE: Bias Enable. A logic 1 powers up the master
bias circuit block. A wake-up event sets this bit to a
logic 1. See Wake-Up section.
SLEEP REGISTER (11010)
Addressing the Sleep register places the MAX1407/
MAX1408/MAX1409/MAX1414 in Sleep mode. This
occurs after the last bit of the command byte is clocked
into the device. It requires an 8-bit write, no data bits
are needed. Sleep mode powers down all functional
blocks except for the crystal oscillator, RTC, alarm, ser-
ial interface, wake-up circuitry, and RESET voltage
monitor. While in Sleep mode, pulling either WU1 or
WU2 low or an alarm event places the device into
Standby mode.
STANDBY REGISTER (11011)
Addressing the Standby register places the MAX1407/
MAX1408/MAX1409/MAX1414 in Standby mode. This
occurs after the last bit of the address byte is clocked
into the device. It requires an 8-bit write, no data bits
are needed. Standby mode powers up the same blocks
as Sleep mode, as well as the master bias circuitry, the
PLL, and the Low VDD Voltage Monitor. FOUT is also
enabled and SHDN is set high in Standby mode.
IDLE REGISTER (11100)
Addressing the Idle register places the MAX1407/
MAX1408/MAX1409/MAX1414 in Idle mode. This
occurs after the last bit of the address byte is clocked
into the device. Requires an 8-bit write, no data bits are
needed. In Idle mode, all circuits are powered up with
the exception of the ADC and the ADC Input Buffers.
RUN REGISTER (11101)
Addressing the Run register puts the MAX1407/
MAX1408/MAX1409/MAX1414 into Run mode. This
occurs after the last bit of the address byte is clocked
into the device. Requires an 8-bit write, no data bits are
needed. All the functional blocks are powered up in
Run mode.
FIRST BIT (MSB)
(LSB)
NAME
SHDE
PLLE
LVDE
LSDE
SDCE
D0E
VM
BIASE
DEFAULT
1110
0001
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1414CAI+ | IC DAS 16BIT LP 28-SSOP |
| NBXDPA019LN1TAG | IC CLK XO LVDS 125/250MHZ 6CLCC |
| MAX181CCQH+D | IC DAS 12BIT 100KSPS 44-PLCC |
| 74AC138SC | IC DECODER/DEMUX 1OF8 16-SOIC |
| MAX181CCQH-D | IC DAS 6CH 12BIT 100KHZ 44-PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1407CAI+ | 功能描述:ADC / DAC多通道 16-Bit 4Ch 60sps 1.35V Precision ADC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX1407CAI+T | 功能描述:ADC / DAC多通道 16-Bit 4Ch 60sps 1.35V Precision ADC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX1407CAI-T | 功能描述:ADC / DAC多通道 RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX1407EAI+ | 制造商:Maxim Integrated Products 功能描述:LOW-POWER 16-BIT MULTICHANNEL DAS - Rail/Tube |
| MAX1407EAI+T | 制造商:Maxim Integrated Products 功能描述:LOW-POWER 16-BIT MULTICHANNEL DAS - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。