參數(shù)資料
型號(hào): MACH131SP-7VC
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: PLD
英文描述: High-Performance EE CMOS Programmable Logic
中文描述: EE PLD, 7.5 ns, PQFP100
封裝: TQFP-100
文件頁數(shù): 48/48頁
文件大?。?/td> 1136K
代理商: MACH131SP-7VC
MACH 1 & 2 Families
9
n
From
Logic
Allocator
To Switch
Matrix
To
I/O
Cell
a. Combinatorial, active high
n
From
Logic
Allocator
To Switch
Matrix
To
I/O
Cell
b. Combinatorial, active low
n
To Switch
Matrix
c. D-type register, active high
AP
AR
DQ
n
To Switch
Matrix
d. D-type register, active low
AP
AR
DQ
AP
AR
T
Q
n
To Switch
Matrix
e. T-type register, active high
f. T-type register, active low
AP
AR
T
Q
n
To Switch
Matrix
n
To Switch
Matrix
g. Latch, active high (MACH 2 only)
n
To Switch
Matrix
h. Latch, active low (MACH 2 only)
AP
AR
L
Q
G
CLKn
CLK0
CLKn
CLK0
CLKn
CLK0
CLKn
CLK0
CLKn
CLK0
CLKn
CLK0
AP
AR
L
Q
G
Figure 4. Output Macrocell Congurations
From
Logic
Allocator
To
I/O
Cell
From
Logic
Allocator
To
I/O
Cell
From
Logic
Allocator
To
I/O
Cell
From
Logic
Allocator
To
I/O
Cell
From
Logic
Allocator
To
I/O
Cell
From
Logic
Allocator
To
I/O
Cell
14051K-005
相關(guān)PDF資料
PDF描述
MACH131SP-7YI High-Performance EE CMOS Programmable Logic
MACH120-12JC High-Performance EE CMOS Programmable Logic
MACH120-15JC High-Performance EE CMOS Programmable Logic
MACH120-12 High-Performance EE CMOS Programmable Logic
MACH131SP-12YC High-Performance EE CMOS Programmable Logic
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MACH131SP-7YC 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic
MACH131SP-7YI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 HI PERF EE CMOS PLD RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
MACH210 制造商:未知廠家 制造商全稱:未知廠家 功能描述:44 pin QFP socket/28 pin DIP 0.6” plug
MACH210-12 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Density EE CMOS Programmable Logic
MACH21012JC 制造商:AMD 功能描述:*