參數(shù)資料
型號: M700000003
廠商: Spansion Inc.
英文描述: 2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
中文描述: 2 × 64兆位(8米× 16位)的CMOS 3.0伏特,只有頁面模式閃存數(shù)據(jù)存儲128兆位(8米× 16位)的CMOS
文件頁數(shù): 85/128頁
文件大?。?/td> 918K
代理商: M700000003
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
83
A D V A N C E I N F O R M A T I O N
Refer to the
DC Characteristics
table for the standby
current specification.
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device en-
ergy consumption. The device automatically enables
this mode when addresses remain stable for t
ACC
+
30 ns. The automatic sleep mode is independent of
the CE#, WE#, and OE# control signals. Standard ad-
dress access timings provide new data when ad-
dresses are changed. While in sleep mode, output
data is latched and always available to the system.
Refer to the
DC Characteristics
table for the automatic
sleep mode current specification.
RESET#: Hardware Reset Pin
The RESET# pin provides a hardware method of re-
setting the device to reading array data. When the RE-
SET# pin is driven low for at least a period of t
RP
, the
device immediately terminates any operation in
progress, tristates all output pins, and ignores all
read/write commands for the duration of the RESET#
pulse. The device also resets the internal state ma-
chine to reading array data. The operation that was in-
terrupted should be reinitiated once the device is
ready to accept another command sequence, to en-
sure data integrity.
Current is reduced for the duration of the RESET#
pulse. When RESET# is held at V
SS
±0.3 V, the device
draws CMOS standby current (I
CC4
). If RESET# is held
at V
IL
but not within V
SS
±0.3 V, the standby current will
be greater.
The RESET# pin may be tied to the system reset cir-
cuitry. A system reset would thus also reset the Flash
memory, enabling the system to read the boot-up firm-
ware from the Flash memory.
Refer to the
AC Characteristics
tables for RESET# pa-
rameters and to Figure 16 for the timing diagram.
Output Disable Mode
When the OE# input is at V
IH
, output from the device is
disabled. The output pins are placed in the high
impedance state.
相關(guān)PDF資料
PDF描述
M7232 Numeric/Alphanumeric Triplexed LCD Display Drivers
M7232 CONTINUOUS, ON/OFF LIGHT DIMMER
M750000004 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
M750000005 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
M750000006 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M7000-TW0D 制造商:Denon Electronics 功能描述:MISSION 702 TWEETER
M7002NND03 制造商:WILLAS 制造商全稱:WILLAS 功能描述:WBFBP-03B Plastic-Encapsulate MOSFETS
M7002TTD03 制造商:WILLAS 制造商全稱:WILLAS 功能描述:WBFBP-03A Plastic-Encapsulate MOSFETS
M7006 制造商:Tamura Corporation of America 功能描述:
M7010R 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16K x 68-bit Entry NETWORK SEARCH ENGINE