參數(shù)資料
型號: M59DR016
廠商: 意法半導(dǎo)體
英文描述: 16 Mbit 1Mb x16, Dual Bank, Page 1.8V Supply Flash Memory
中文描述: 16兆1兆x16插槽,雙行,頁1.8V電源閃存
文件頁數(shù): 15/37頁
文件大?。?/td> 240K
代理商: M59DR016
15/37
M59DR016C, M59DR016D
Table 17. Program, Erase Times and Program, Erase Endurance Cycles
(T
A
= 0 to 70°C; V
DD
= V
DDQ
= 1.65V to 2.2V, V
PP
= V
DD
unless otherwise specified)
Note: 1. Max values refer to the maximum time allowed by the internal algorithm before error bit is set. Worst case conditions program or
erase should perform significantly better.
2. Excludes the time needed to execute the sequence for program instruction.
3. Same timing value if V
PP
= 12V.
Parameter
M59DR016
Unit
Min
Max
(1)
Typ
Typical after
100k W/E Cycles
Parameter Block (4 KWord) Erase (Preprogrammed)
2.5
0.15
0.4
s
Main Block (32 KWord) Erase (Preprogrammed)
10
1
3
s
Bank Erase (Preprogrammed, Bank A)
2
6
s
Bank Erase (Preprogrammed, Bank B)
10
30
s
Chip Program
(2)
20
25
s
Chip Program (DPG, V
PP
= 12V)
(2)
10
s
Word Program
(3)
200
10
10
μs
Double Word Program
200
10
10
μs
Program/Erase Cycles (per Block)
100,000
cycles
POWER CONSUMPTION
Power Down
The memory provides Reset/Power Down control
input RP. The Power Down function can be acti-
vated only if the relevant Configuration Register bit
is set to ’1’. In this case, when the RP signal is
pulled at V
SS
the supply current drops to typically
I
CC2
(see Table 22), the memory is deselected and
the outputs are in high impedance.If RP is pulled
to V
SS
during a Program or Erase operation, this
operation is aborted in t
PLQ7V
and the memory
content is no longer valid (see Reset/Power Down
input description).
Power Up
The memory Command Interface is reset on Pow-
er Up to Read Array. Either E or W must be tied to
V
IH
during Power Up to allow maximum security
and the possibility to write a command on the first
rising edge of W.
Supply Rails
Normal precautions must be taken for supply volt-
age decoupling; each device in a system should
have the V
DD
rails decoupled with a 0.1μF capac-
itor close to the V
DD
, V
DDQ
and V
SS
pins. The PCB
trace widths should be sufficient to carry the re-
quired V
DD
program and erase currents.
相關(guān)PDF資料
PDF描述
M59DR016DZB 16 Mbit 1Mb x16, Dual Bank, Page 1.8V Supply Flash Memory
M59DR016C100ZB1T 16 Mbit 1Mb x16, Dual Bank, Page 1.8V Supply Flash Memory
M59DR016C100ZB6T 16 Mbit 1Mb x16, Dual Bank, Page 1.8V Supply Flash Memory
M59DR016C 16 Mbit 1Mb x16, Dual Bank, Page 1.8V Supply Flash Memory
M59DR016C120ZB1T 16 Mbit 1Mb x16, Dual Bank, Page 1.8V Supply Flash Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M59DR016C 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Mbit 1Mb x16, Dual Bank, Page 1.8V Supply Flash Memory
M59DR016C100ZB1T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Mbit 1Mb x16, Dual Bank, Page 1.8V Supply Flash Memory
M59DR016C100ZB6T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Mbit 1Mb x16, Dual Bank, Page 1.8V Supply Flash Memory
M59DR016C120ZA6T 功能描述:閃存 16M (1Mx16) 120ns RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
M59DR016C120ZB1T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Mbit 1Mb x16, Dual Bank, Page 1.8V Supply Flash Memory