參數(shù)資料
型號(hào): M52D128168A-7.5BG
廠商: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC
元件分類: DRAM
英文描述: 2M x 16 Bit x 4 Banks Synchronous DRAM
中文描述: 8M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
封裝: 8 X 8 MM, LEAD FREE, FBGA-54
文件頁數(shù): 43/47頁
文件大?。?/td> 1209K
代理商: M52D128168A-7.5BG
ES MT
Preliminary
M52D128168A
Elite Semiconductor Memory Technology Inc.
Revision
:
1.0
Publication Date
:
May. 2007
43/47
Self Refresh Entry & Exit Cycle
*
Note :
TO ENTER SELF REFRESH MODE
1. CS , RAS & CAS with CKE should be low at the same clock cycle.
2. After 1 clock cycle, all the inputs including the system clock can be don’t care except for CKE.
3. The device remains in self refresh mode as long as CKE stays “Low”.
cf.) Once the device enters self refresh mode, minimum t
RAS
is required before exit from self refresh.
TO EXIT SELF REFRESH MODE
4. System clock restart and be stable before returning CKE high.
5. CS starts from high.
6. Minimum t
RFC
is required after CKE going high to complete self refresh exit.
7. Burst auto refresh is required before self refresh entry and after self refresh exit if the
system uses burst refresh.
相關(guān)PDF資料
PDF描述
M52D128168A-7.5TG 2M x 16 Bit x 4 Banks Synchronous DRAM
M52D16161A 512K x 16Bit x 2Banks Synchronous DRAM
M52D16161A-10BG 512K x 16Bit x 2Banks Synchronous DRAM
M52D16161A-10TG 512K x 16Bit x 2Banks Synchronous DRAM
M52D32162A 1M x 16Bit x 2Banks Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M52D128168A-7BG 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Mobile Synchronous DRAM
M52D128168A-7TG 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Mobile Synchronous DRAM
M52D16161A 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 16Bit x 2Banks Mobile Synchronous DRAM
M52D16161A_09 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 16Bit x 2Banks Mobile Synchronous DRAM
M52D16161A_1 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 16Bit x 2Banks Mobile Synchronous DRAM