- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296402 > M50FW016N5G (意法半導(dǎo)體) 16 Mbit 2Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory PDF資料下載
參數(shù)資料
| 型號： | M50FW016N5G |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 16 Mbit 2Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
| 中文描述： | 16兆位的2Mb × 8，統(tǒng)一座3V電源閃存固件集線器 |
| 文件頁數(shù)： | 5/45頁 |
| 文件大小： | 673K |
| 代理商： | M50FW016N5G |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
13/45
M50FW016
Table 4. FWH Bus Read Field Definitions
Note: 1. Clock Cycle Number = (2MSIZE –1)* 2+18
2. Clock Cycle Number = (2MSIZE –1)* 2+19
Figure 5. FWH Bus Read Waveforms (Single Byte Read)
Clock
Cycle
Number
Clock
Cycle
Count
Field
FWH0-
FWH3
Memory
I/O
Description
1
START
1101b
I
On the rising edge of CLK with FWH4 Low, the contents of
FWH0-FWH3 indicate the start of a FWH Read cycle.
2
1
IDSEL
XXXX
I
Indicates which FWH Flash Memory is selected. The value
on FWH0-FWH3 is compared to the IDSEL strapping on the
FWH Flash Memory pins to select which FWH Flash
Memory is being addressed.
3-9
7
ADDR
XXXX
I
A 28-bit address phase is transferred starting with the most
significant nibble first. For the multi-byte read operation, the
least significant bits (MSIZE of them) are treated as Don't
Care, and the read operation is started with each of these
bits reset to 0.
10
1
MSIZE
0XXXb
I
This one clock cycle is driven by the host to determine how
many bytes will be transferred. M50FW016 will support:
single byte transfer (0000b), 4-byte transfer (0010b), 16-byte
transfer (0100b) and 128-byte transfer (0111b).
11
1
TAR
1111b
I
The host drives FWH0-FWH3 to 1111b to indicate a
turnaround cycle.
12
1
TAR
1111b
(float)
O
The FWH Flash Memory takes control of FWH0-FWH3
during this cycle.
13-14
2
WSYNC
0101b
O
The FWH Flash Memory drives FWH0-FWH3 to 0101b
(short wait-sync) for two clock cycles, indicating that the data
is not yet available. Two wait-states are always included.
15
1
RSYNC
0000b
O
The FWH Flash Memory drives FWH0-FWH3 to 0000b,
indicating that data will be available during the next clock
cycle.
16-17
2
DATA
XXXX
O
Data transfer is two CLK cycles, starting with the least
significant nibble.
If multi-byte read operation is
enabled, repeat cycle 16-17 n times, where n = 2MSIZE –1
Note 1
1
TAR
1111b
O
The FWH Flash Memory drives FWH0-FWH3 to 1111b to
indicate a turnaround cycle.
Note 2
1
TAR
1111b
(float)
N/A
The FWH Flash Memory floats its outputs, the host takes
control of FWH0-FWH3.
AI03437
CLK
FWH4
FWH0-FWH3
Number of
clock cycles
START
IDSEL
ADDR
MSIZE
TAR
SYNC
DATA
TAR
11712322
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M50FW080K1 | 8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
| M50FW080K1G | 8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
| M50FW080NB5T | 8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
| M50FW080NB5TG | 8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
| M524-012.8M | TCVCXO, CLOCK, 12.8 MHz, CMOS OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M50FW016N5T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Mbit 2Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
| M50FW016N5TG | 功能描述:閃存 SERIAL FLASH RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| M50FW040 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit 512Kb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
| M50FW040_06 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4-Mbit (512 Kb x8, uniform block) 3-V supply firmware hub Flash memory |
| M50FW040K | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit 512Kb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。