- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98007 > M41T60Q6F (STMICROELECTRONICS) 1 TIMER(S), REAL TIME CLOCK, QCC16 PDF資料下載
參數(shù)資料
| 型號： | M41T60Q6F |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 時鐘/數(shù)據(jù)恢復(fù)及定時提取 |
| 英文描述： | 1 TIMER(S), REAL TIME CLOCK, QCC16 |
| 封裝： | 3 X 3 MM, LEAD FREE, QFN-16 |
| 文件頁數(shù)： | 26/27頁 |
| 文件大小： | 534K |
| 代理商： | M41T60Q6F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁
Operation
M41T60
Doc ID 10396 Rev 12
Each data transfer is initiated with a start condition and terminated with a stop condition.
The number of data bytes transferred between the start and stop conditions is not limited.
The information is transmitted byte-wide and each receiver acknowledges with a ninth bit.
By definition, a device that gives out a message is called “transmitter”, the receiving device
that gets the message is called “receiver”. The device that controls the message is called
“master”. The devices that are controlled by the master are called “slaves”.
2.1.5
Acknowledge
Each byte of eight bits is followed by one acknowledge bit. This acknowledge bit is a low
level put on the bus by the receiver, whereas the master generates an extra acknowledge
related clock pulse.
A slave receiver which is addressed is obliged to generate an acknowledge after the
reception of each byte. Also, a master receiver must generate an acknowledge after the
reception of each byte that has been clocked out of the slave transmitter.
The device that acknowledges has to pull down the SDA line during the acknowledge clock
pulse in such a way that the SDA line is a stable low during the high period of the
acknowledge related clock pulse. Of course, setup and hold times must be taken into
account. A master receiver must signal an end-of-data to the slave transmitter by not
generating an acknowledge on the last byte that has been clocked out of the slave. In this
case, the transmitter must leave the data line high to enable the master to generate the
STOP condition.
Figure 5.
Serial bus data transfer sequence
AI00587
DATA
CLOCK
DATA LINE
STABLE
DATA VALID
START
CONDITION
CHANGE OF
DATA ALLOWED
STOP
CONDITION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M44C510-P40 | 4-BIT, MROM, MICROCONTROLLER, PDIP40 |
| M44C510D-XXX-DOW | 4-BIT, MROM, MICROCONTROLLER |
| M44C588 | 4-BIT, MROM, 4 MHz, MICROCONTROLLER |
| M44C892 | 4-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20 |
| M48T08Y-15PC1 | 0 TIMER(S), REAL TIME CLOCK, PDMA28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M41T60Q6F-CUT TAPE | 制造商:ST 功能描述:M41T60 Series 1.3 to 4.4 V Serial I2C Real Time Clock Surface Mount - QFN-16 |
| M41T62 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial Access Real-Time Clock with Alarms |
| M41T62_06 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial Access Real-Time Clock with Alarms |
| M41T62_10 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clocks with alarm |
| M41T62_1112 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clocks (RTCs) with alarm |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。