- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98007 > M41T256YMT7F (STMICROELECTRONICS) REAL TIME CLOCK, PDSO44 PDF資料下載
參數(shù)資料
| 型號： | M41T256YMT7F |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 時鐘/數(shù)據(jù)恢復(fù)及定時提取 |
| 英文描述： | REAL TIME CLOCK, PDSO44 |
| 封裝： | 0.330 INCH, LEAD FREE, PLASTIC, SOIC-44 |
| 文件頁數(shù)： | 7/30頁 |
| 文件大?。?/td> | 353K |
| 代理商： | M41T256YMT7F |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
M41T256Y
Operating modes
2.3
Write mode
In this mode the master transmitter transmits to the M41T256Y slave receiver. Bus protocol
is shown in Figure 10 on page 15. Following the START condition and slave address, a logic
'0' (R/W=0) is placed on the bus and indicates to the addressed device that byte addresses
A(0) and A(1) will follow and is to be written to the on-chip address pointer (MSB of address
byte A(0) is a “Don’t care”).
The data byte to be written to the memory is strobed in next and the internal address pointer
is incremented to the next memory location within the RAM on the reception of an
acknowledge bit. The M41T256Y slave receiver will send an acknowledge bit to the master
transmitter after it has received the slave address (see Figure 7 on page 13) and again after
it has received each address byte.
Figure 10.
Write mode sequence
2.4
Data retention mode
With valid VCC applied, the M41T256Y can be accessed as described above with READ or
WRITE cycles. Should the supply voltage decay, the M41T256Y will automatically deselect,
write protecting itself when VCC falls between VPFD (max) and VPFD (min). This is
accomplished by internally inhibiting access to the clock registers. At this time, the reset pin
(RST) is driven active and will remain active until VCC returns to nominal levels. When VCC
falls below the battery back-up switchover voltage (VSO), power input is switched from the
VCC pin to the external battery and the clock registers and SRAM are maintained from the
attached battery supply.
All outputs become high impedance. On power up, when VCC returns to a nominal value,
write protection continues for tREC. The RST signal also remains active during this time (see
For a further more detailed review of lifetime calculations, please see Application Note
AN1012.
AI04761
BUS ACTIVITY:
ACK
S
ACK
STOP
START
P
SDA LINE
BUS ACTIVITY:
MASTER
R/W
DATA n
DATA n+X
BYTE
ADDRESS (0)
SLAVE
ADDRESS
BYTE
ADDRESS (1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M41T56MH6F | REAL TIME CLOCK, PDSO28 |
| M41T60Q6F | 1 TIMER(S), REAL TIME CLOCK, QCC16 |
| M44C510-P40 | 4-BIT, MROM, MICROCONTROLLER, PDIP40 |
| M44C510D-XXX-DOW | 4-BIT, MROM, MICROCONTROLLER |
| M44C588 | 4-BIT, MROM, 4 MHz, MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M41T256YMT7TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit 32K x8 SERIAL RTC |
| M41T256YSH | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit 32K x8 SERIAL RTC |
| M41T315V | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial access phantom RTC supervisor |
| M41T315V/W | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial Access Phantom RTC Supervisor |
| M41T315V-65MH6E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial Access Phantom RTC Supervisor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。