參數(shù)資料
型號: M41ST87WMX6
廠商: 意法半導(dǎo)體
英文描述: RECTIFIER SCHOTTKY SINGLE 10A 25V 200A-Ifsm 0.45Vf 1A-IR D2PAK 50/TUBE
中文描述: 5.0,3.3,或3.0V,1280位(160 × 8)安全串行時鐘和NVRAM篡改檢測與監(jiān)控
文件頁數(shù): 9/40頁
文件大?。?/td> 610K
代理商: M41ST87WMX6
9/40
M41ST87Y, M41ST87W
OPERATING MODES
The M41ST87Y/W clock operates as a slave de-
vice on the serial bus. Access is obtained by im-
plementing a start condition followed by the
correct slave address (D0h). The 160 bytes con-
tained in the device can then be accessed sequen-
tially in the following order:
00h.
Tenths/Hundredths of a Second Regis-
ter
01h.
Seconds Register
02h.
Minutes Register
03h.
Century/Hours Register
04h.
Day Register
05h.
Date Register
06h.
Month Register
07h.
Year Register
08h.
Control Register
09h.
Watchdog Register
0Ah-0Eh. Alarm Registers
0Fh.
Flag Register
10h-12h. Reserved
13h.
Square Wave
14h.
Tamper Register 1
15h.
Tamper Register 2
16h-1Dh. Serial Number (8 bytes)
1Eh-1Fh. Reserved (2 bytes)
20h-9Fh. User RAM (128 bytes)
The M41ST87Y/W clock continually monitors V
CC
for an out-of-tolerance condition. Should V
CC
fall
below V
PFD
, the device terminates an access in
progress and resets the device address counter.
Inputs to the device will not be recognized at this
time to prevent erroneous data from being written
to the device from a an out-of-tolerance system.
When V
CC
falls below V
SO
, the device automati-
cally switches over to the battery and powers
down into an ultra low current mode of operation to
conserve battery life. As system power returns and
V
CC
rises above V
SO
, the battery is disconnected,
and the power supply is switched to external V
CC
.
Write protection continues until V
CC
reaches V
PFD
(min) plus t
rec
(min).
For more information on Battery Storage Life refer
to Application Note AN1012.
2-Wire Bus Characteristics
The bus is intended for communication between
different ICs. It consists of two lines: a bi-direction-
al data signal (SDA) and a clock signal (SCL).
Both the SDA and SCL lines must be connected to
a positive supply voltage via a pull-up resistor.
The following protocol has been defined:
– Data transfer may be initiated only when the bus
is not busy.
– During data transfer, the data line must remain
stable whenever the clock line is High.
– Changes in the data line, while the clock line is
High, will be interpreted as control signals.
Accordingly, the following bus conditions have
been defined:
Bus not busy.
Both data and clock lines remain
High.
Start data transfer.
A change in the state of the
data line, from High to Low, while the clock is High,
defines the START condition.
Stop data transfer.
A change in the state of the
data line, from Low to High, while the clock is High,
defines the STOP condition.
相關(guān)PDF資料
PDF描述
M41ST87WMX6TR 5.0, 3.3, or 3.0V, 1280 bit (160 x8) Secure Serial RTC and NVRAM Supervisor with Tamper Detection
M41ST95Y 5.0 or 3.0V, 512 bit (64 bit X 8) Serial RTC (SPI) SRAM and NVRAM Supervisor
M41ST95YMX6 TWO-HEADED HOOD-COVER ONL
M41ST95YMX6E TWO HEADED HOOD COVER
M41ST95YMX6F TWO HEADED HOOD KIT M/M
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M41ST87WMX6F 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 V and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM
M41ST87WMX6TR 功能描述:實時時鐘 Serial 1280 (160x8) RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
M41ST87WSS6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 V and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM
M41ST87WSS6F 功能描述:實時時鐘 128 NVRAM Serial RTC 3.0 to 3.6 Vcc RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
M41ST87Y 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0, 3.3, or 3.0V, 1280 bit (160 x8) Secure Serial RTC and NVRAM Supervisor with Tamper Detection