- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359060 > M41ST85 (意法半導體) 5.0 OR 3.0V, 512 bit 64 x 8 SERIAL RTC and NVRAM SUPERVISOR PDF資料下載
參數(shù)資料
| 型號： | M41ST85 |
| 廠商： | 意法半導體 |
| 英文描述： | 5.0 OR 3.0V, 512 bit 64 x 8 SERIAL RTC and NVRAM SUPERVISOR |
| 中文描述： | 5.0或3.0V，512位64 × 8串行時鐘和NVRAM督導員 |
| 文件頁數(shù)： | 13/33頁 |
| 文件大小： | 464K |
| 代理商： | M41ST85 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
13/33
M41ST85Y, M41ST85W
READ Mode
In this mode the master reads the M41ST85Y/W
slave after setting the slave address (see Figure
13, page 13). Following the WRITE Mode Control
Bit (R/W=0) and the Acknowledge Bit, the word
address 'An' is written to the on-chip address
pointer. Next the START condition and slave ad-
dress are repeated followed by the READ Mode
Control Bit (R/W=1). At this point the master trans-
mitter becomes the master receiver.
The data byte which was addressed will be trans-
mitted and the master receiver will send an Ac-
knowledge Bit to the slave transmitter. The
address pointer is only incremented on reception
of an Acknowledge Clock. The M41ST85Y/W
slave transmitter will now place the data byte at
address An+1 on the bus, the master receiver
reads and acknowledges the new byte and the ad-
dress pointer is incremented to An+2.
This cycle of reading consecutive addresses will
continue until the master receiver sends a STOP
condition to the slave transmitter (see Figure 14,
page 13).
The system-to-user transfer of clock data will be
halted whenever the address being read is a clock
address (00h to 07h). The update will resume ei-
ther due to a Stop Condition or when the pointer
increments to a non-clock or RAM address.
Note:
This is true both in READ Mode and WRITE
Mode.
An alternate READ Mode may also be implement-
ed whereby the master reads the M41ST85Y/W
slave without first writing to the (volatile) address
pointer. The first address that is read is the last
one stored in the pointer (see Figure 15, page 14).
Figure 13. Slave Address Location
Figure 14. READ Mode Sequence
AI00602
R/W
SLAVE ADDRESS
START
A
0
1
0
0
0
1
1
M
L
AI00899
BUS ACTIVITY:
A
S
A
A
A
N
S
S
P
SDA LINE
BUS ACTIVITY:
MASTER
R
DATA n
DATA n+1
DATA n+X
WORD
ADDRESS (An)
SLAVE
ADDRESS
S
S
R
SLAVE
ADDRESS
A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M41ST85WMH6TR | RECTIFIER FAST-RECOVERY SINGLE 1A 400V 30A-ifsm 1.3V-vf 40ns 10uA-ir DO-41 1K/BULK |
| M41ST85WMH6 | RECTIFIER FAST-RECOVERY SINGLE 1A 300V 30A-ifsm 1.3V-vf 40ns 10uA-ir DO-41 5K/REEL-13 |
| M41ST87W | 5.0, 3.3, or 3.0V, 1280 bit (160 x8) Secure Serial RTC and NVRAM Supervisor with Tamper Detection |
| M41ST87WMX6 | RECTIFIER SCHOTTKY SINGLE 10A 25V 200A-Ifsm 0.45Vf 1A-IR D2PAK 50/TUBE |
| M41ST87WMX6TR | 5.0, 3.3, or 3.0V, 1280 bit (160 x8) Secure Serial RTC and NVRAM Supervisor with Tamper Detection |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M41ST85W | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 OR 3.0V, 512 bit 64 x 8 SERIAL RTC and NVRAM SUPERVISOR |
| M41ST85W_06 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.0/3.3V I2C Combination Serial RTC, NVRAM Supervisor and Microprocessor Supervisor |
| M41ST85W_07 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.0/3.3V I2C combination serial RTC, NVRAM supervisor and microprocessor supervisor |
| M41ST85W_11 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.0/3.3 V I2C combination serial RTC, NVRAM supervisor and microprocessor supervisor |
| M41ST85WMH | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 OR 3.0V, 512 bit 64 x 8 SERIAL RTC and NVRAM SUPERVISOR |
發(fā)布緊急采購，3分鐘左右您將得到回復。