- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69016 > M38C37ECMFP 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | M38C37ECMFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | 14 X 20 MM, 0.80 MM PITCH, PLASTIC, QFP-80 |
| 文件頁數(shù)： | 165/221頁 |
| 文件大?。?/td> | 1919K |
| 代理商： | M38C37ECMFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁當(dāng)前第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁
2-6
MC68VZ328 User’s Manual
Interrupt Controller Signals
2.6 Bus Control Signals
The bus control signals are used for both the configuration and operation of the MC68VZ328 bus. The
following descriptions provide detailed information about programming the signals and their use.
LWE/LB, UWE/UB—Lower Byte Write-Enable and Upper Byte Write-Enable, or Lower Byte and
Upper Byte data strobes. For all chip-select cycles except CSB[1:0], these two pins are LWE and
UWE. They are used as lower and upper write-enable signals to a 16-bit port. If the chip-select is
set to 8-bit port (the BSW bit is clear), use only the UWE signal for write-enable control. UWE can
be used as a DRAM write-enable if DRAM refresh does not require that UWE stay high. Otherwise,
DWE should be used. For CSB[1:0] cycles, if the SR16 bit is clear in the CSCTRL1 register, these
two pins are LWE and UWE and function as previously described. If the SR16 bit is set, these two
pins are UB and LB. These two data strobe signals are normally used to connect to UDS and LDS
of the 16-bit memory chip.
DWE/UCLK/PE3—DRAM Write-Enable, UART Clock, or Port E bit 3. Use the DWE signal with
DRAM, which requires an independent write-enable signal rather than one that is shared with
UWE. This signal stays high during refresh cycles. This pin defaults to a PE3 input signal. To select
the DWE function, program Port E to DWE and enable the DWE signal by writing a 1 to the DWE
bit of the DRAMC register, which is described in Section 7.3.2, “DRAM Control Register,” on
page 7-14. If this bit is not enabled, the UCLK signal function is selected, which is an input clock
to the UART module. For a description of the UCLK signal, refer to Section 14.2.3, “Serial
Interface Signals,” on page 14-3. This pin defaults to GPIO input pulled high.
BUSW/DTACK/PG0—Bus Width, Data Transfer Acknowledge, or Port G bit 0. BUSW is the
default bus width for the CSA0 signal. The DTACK signal is the external input data acknowledge
signal. The MC68VZ328 microprocessor will latch the BUSW signal at the rising edge of the
RESET signal. Its mode will determine the default bus width for CSA0. For example, a logic low
of BUSW on reset means that CSA0 connects to an 8-bit memory device, and a logic high of BUSW
on reset means that CSA0 connects to a 16-bit memory device. After reset, this pin defaults to the
DTACK input signal. DTACK can be configured as output by programming the Port G DIR register.
If it is input, only those chip-select cycles using external DTACK will be affected. Chip-select
cycles of internal DTACK will ignore the input status. This pin can be configured to GPIO after
system reset. For a 16-bit CSA0-selected memory device, it is recommended that this signal be
pulled up, externally.
OE—Output Enable. This active low signal is asserted during a read cycle of the MC68VZ328
microprocessor, which enables the output of either ROM or SRAM.
UDS/PK3, LDS/PK2—Data strobes or GPIO. UDS and LDS are 68000 CPU data strobe signals.
These pins default to GPIO input pulled high.
RW/PK1—Read/Write or Port K bit 1. RW is the 68000 CPU read/write signal. This pin defaults to
GPIO input pulled high.
2.7 Interrupt Controller Signals
This section describes signals that are used by the MC68VZ328 interrupt controller.
INT[3:0], IRQ[3:1], IRQ6/PD[7:0]—Interrupt bits 3–0, Interrupt Request bits 3-1, or Port D bits
7–0. INT[3:0], IRQ[3:1], and IRQ6 can be configured as edge or level trigger interrupt signals. To
support keyboard applications, the I/O function can be used with interrupt capabilities, which are
described in Chapter 9, “Interrupt Controller.” These pins default to GPIO input pulled high.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38C37ECMFS | 8-BIT, UVPROM, 4 MHz, MICROCONTROLLER, CQCC80 |
| M38C37ECAXXXFP | 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PQFP80 |
| M38D59TFFP | 8-BIT, FLASH, 6.25 MHz, MICROCONTROLLER, PQFP80 |
| M38K07M4L-XXXFP | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP64 |
| M38K07M4L-XXXHP | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M38C59GFHP#U0 | 制造商:Renesas Electronics Corporation 功能描述:MCU 2/4V 60K PB-FREE - Trays |
| M38D20F1XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38D20F1XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38D20F2XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38D20F2XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。