- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370960 > M38B59MFH-E107FP (Mitsubishi Electric Corporation) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | M38B59MFH-E107FP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片8位CMOS微機 |
| 文件頁數(shù)： | 45/69頁 |
| 文件大?。?/td> | 1011K |
| 代理商： | M38B59MFH-E107FP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
MITSUBISHI MICROCOMPUTERS
38B5 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
45
PRELIMINARY
Notice: This s not a final specification.
Some parametric imits are subject to change.
Timing setting
Each timing is set by the FLDC mode register, Tdisp time set regis-
ter, Toff1 time set register, and Toff2 time set register.
Tdisp time setting
Set the Tdisp time by the Tdisp counter count source selection bit of
the FLDC mode register and the Tdisp time set register.
Supposing that the value of the Tdisp time set register is n, the
Tdisp time is represented as Tdisp = (n+1)
t (t: count source
synchronization).
When the Tdisp counter count source selection bit of the FLDC mode
register is “0” and the value of the Tdisp time set register is 200
(C8
16
), the Tdisp time is: Tdisp = (200+1)
4 (at X
IN
= 4 MHz) = 804
μs. When reading the Tdisp time set register, the value in the
counter is read out.
Toff1 time setting
Set the Toff1 time by the Toff1 time set register.
Supposing that the value of the Toff1 time set register is n1, the
Toff1 time is represented as Toff1 = n1
t.
When the Tdisp counter count source selection bit of the FLDC mode
register is “0” and the value of the Toff1 time set register is 30
(1E
16
), Toff1 = 30
4 (at X
IN
= 4 MHz) = 120 μs.
Toff2 time setting
Set the Toff2 time by the Toff2 time set register.
Supposing that the value of the Toff2 time set register is n2, the
Toff2 time is represented as Toff2 = n2
t.
When the Tdisp counter count source selection bit of the FLDC mode
register is “0” and the value of the Toff2 time set register is 180
(B4
16
), Toff2 = 180
4 (at X
IN
= 4 MHz) = 720 μs.
This Toff2 time setting is valid only for FLD ports which are in the
gradation display mode and whose gradation display control RAM
value is “1.”
FLD automatic display start
To perform FLD automatic display, set the following registers.
Port P0FLD/port switch register
Port P2FLD/port switch register
Port P8FLD/port switch register
FLDC mode register
Tdisp time set register
Toff1 time set register
Toff2 time set register
FLD data pointer
FLD automatic display mode is selected by writing “1” to the bit 0 of
the FLDC mode register (address 0EF4
16
), and the automatic dis-
play is started by writing “1” to bit 1. During FLD automatic display,
bit 1 of the FLDC mode register (address 0EF4
16
) always keeps “1,”
and FLD automatic display can be interrupted by writing “0” to bit 1.
Key-scan
When a key-scan is performed with the segment during key-scan
blanking period Tscan, take the following sequence:
1. Write “0” to bit 0 of the FLDC mode register (address 0EF4
16
).
2. Set the port corresponding to the segment for key-scan to the
output port.
3. Perform the key-scan.
4. After the key-scan is performed, write “1” to bit 0 of FLDC mode
register (address 0EF4
16
).
I
Note
When performing a key-scan according to the above steps 1 to 4,
take the following points into consideration.
1. Do not set “0” in bit 1 of the FLDC mode register (address 0EF4
16
).
2. Do not set “1” in the ports corresponding to digits.
P8
4
to P8
7
FLD Output Reverse Function
P8
4
to P8
7
are provided with a function to reverse the polarity of the
FLD output. This function is useful in adjusting the polarity when
using an externally installed driver.
The output polarity can be reversed by setting bit 0 of the port P8
FLD output control register to “1.”
相關PDF資料 |
PDF描述 |
|---|---|
| M38B59MFH-E110FP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B59MFH-E111FP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B59MFH-E112FP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B59MFH-P113FP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B57MCH-P202FP | RES,Carbon Film,51Ohms,350WV,5+/-% Tol |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M38B79MFA053 | 制造商:Panasonic Industrial Company 功能描述:SUB ONLY IC |
| M38C13E6FP | 功能描述:IC 740 MCU OTP 24K 64LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 產(chǎn)品培訓模塊:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 標準包裝:90 系列:AVR® XMEGA 核心處理器:AVR 芯體尺寸:8/16-位 速度:32MHz 連通性:I²C，IrDA，SPI，UART/USART 外圍設備:欠壓檢測/復位，DMA，POR，PWM，WDT 輸入/輸出數(shù):50 程序存儲器容量:192KB（96K x 16） 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 電壓 - 電源 (Vcc/Vdd):1.6 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 16x12b; D/A 2x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:64-TQFP 包裝:托盤 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM |
| M38C13E6HP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38C13RLFS | 制造商:Renesas Electronics Corporation 功能描述:EMULATION MCU/8BIT CMOS EMULATION CHIP - Bulk |
| M38C24M4-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。