- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370954 > M3851 (Mitsubishi Electric Corporation) Single Chip 8 Bits Microcomputer(8位單片機(jī)) PDF資料下載
參數(shù)資料
| 型號： | M3851 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | Single Chip 8 Bits Microcomputer(8位單片機(jī)) |
| 中文描述： | 單芯片8位單片機(jī)（8位單片機(jī)） |
| 文件頁數(shù)： | 11/61頁 |
| 文件大?。?/td> | 904K |
| 代理商： | M3851 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
11
3851 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
INTERRUPTS
Interrupts occur by 16 sources among 16 sources: seven external,
eight internal, and one software.
Interrupt Control
Each interrupt is controlled by an interrupt request bit, an interrupt
enable bit, and the interrupt disable flag except for the software in-
terrupt set by the BRK instruction. An interrupt occurs if the
corresponding interrupt request and enable bits are “1” and the in-
terrupt disable flag is “0”.
Interrupt enable bits can be set or cleared by software.
Interrupt request bits can be cleared by software, but cannot be
set by software.
The BRK instruction cannot be disabled with any flag or bit. The I
(interrupt disable) flag disables all interrupts except the BRK in-
struction interrupt.
When several interrupts occur at the same time, the interrupts are
received according to priority.
Interrupt Operation
By acceptance of an interrupt, the following operations are auto-
matically performed:
1. The contents of the program counter and the processor status
register are automatically pushed onto the stack.
2. The interrupt disable flag is set and the corresponding interrupt
request bit is cleared.
3. The interrupt jump destination address is read from the vector
table into the program counter.
I
Notes
When the active edge of an external interrupt (INT
0
–INT
3
, SCL/
SDA, CNTR
0
, CNTR
1
) is set, the corresponding interrupt request
bit may also be set. Therefore, take the following sequence:
1. Disable the interrupt
2. Change the interrupt edge selection register
(SCL/SDA interrupt pin polarity selection bit for SCL/SDA; the
timer XY mode register for CNTR
0
and CNTR
1
)
3. Clear the interrupt request bit to “0”
4. Accept the interrupt.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38512M4 | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M388504E6SP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M388504E6SS | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M3850 | Single Chip 8 Bits Microcomputer(8位單片機(jī)) |
| M388504E6FP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M3851 BK001 | 制造商:Alpha Wire Company 功能描述:CBL 7COND 14AWG BLK 1000' |
| M3851 BK002 | 制造商:Alpha Wire Company 功能描述:CBL 7COND 14AWG BLK 500' |
| M3851 BK005 | 制造商:Alpha Wire Company 功能描述:CBL 7COND 14AWG BLK 100' |
| M38510/00102BCB | 制造商:n/a 功能描述:38510/00102 S6I6B 制造商: 功能描述: 制造商:undefined 功能描述: |
| M38510/00103BCA | 制造商:QP Semiconductor 功能描述:NAND GATE, TRIPLE 3-INPUT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。