- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45035 > M37542M2-XXXHP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQCC36 PDF資料下載
參數(shù)資料
| 型號： | M37542M2-XXXHP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQCC36 |
| 封裝： | 6 X 6 MM, 0.50 MM PITCH, PLASTIC, WQFN-36 |
| 文件頁數(shù)： | 77/122頁 |
| 文件大?。?/td> | 1311K |
| 代理商： | M37542M2-XXXHP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁當(dāng)前第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
7542 Group
Rev.3.03
Jul 11, 2008
Page 58 of 117
REJ03B0006-0303
Watchdog Timer
The watchdog timer gives a means for returning to a reset status
when the program fails to run on its normal loop due to a runaway.
The watchdog timer consists of an 8-bit watchdog timer H and an
8-bit watchdog timer L, being a 16-bit counter.
Standard operation of watchdog timer
The watchdog timer stops when the watchdog timer control regis-
ter (address 003916) is not set after reset. Writing an optional
value to the watchdog timer control register (address 003916)
causes the watchdog timer to start to count down. When the
watchdog timer H underflows, an internal reset occurs. Accord-
ingly, it is programmed that the watchdog timer control register
(address 003916) can be set before an underflow occurs.
When the watchdog timer control register (address 003916) is
read, the values of the high-order 6-bit of the watchdog timer H,
STP instruction function selection bit and watchdog timer H count
source selection bit are read.
Initial value of watchdog timer
By a reset or writing to the watchdog timer control register (ad-
dress 003916), the watchdog timer H is set to “FF16” and the
watchdog timer L is set to “FF16”.
Operation of watchdog timer H count source selection bit
A watchdog timer H count source can be selected by bit 7 of the
watchdog timer control register (address 003916). When this bit is
“0”, the count source becomes a watchdog timer L underflow sig-
nal. The detection time is 131.072 ms at f(XIN)=8 MHz.
When this bit is “1”, the count source becomes f(XIN)/16. In this
case, the detection time is 512 s at f(XIN)=8 MHz.
This bit is cleared to “0” after reset.
Operation of STP instruction function selection bit
When “0” is set to STP instruction function selection bit, system
enters into the stop mode at the STP instruction execution.
When “1” is set to this bit, internal reset occurs at the STP instruc-
tion execution.
This bit is set to “1” by program, but it cannot be changed to “0” .
This bit is cleared to “0” after reset.
■ Notes on Watchdog Timer
1. The watchdog timer is operating during the wait mode. Write data
to the watchdog timer control register to prevent timer underflow.
2. The watchdog timer stops during the stop mode. However, the
watchdog timer is running during the oscillation stabilizing time
after the STP instruction is released. In order to avoid the under-
flow of the watchdog timer, the watchdog timer control register
must be written just before executing the STP instruction.
3. The STP instruction function selection bit (bit 6 of watchdog
timer control register (address 003916)) can be rewritten only
once after releasing reset. After rewriting it is disable to write
any data to this bit.
4. A count source of watchdog timer is affected by the clock divi-
sion selection bit of the CPU mode register.
The f(XIN) clock is supplied to the watchdog timer when select-
ing f(XIN) as the CPU clock.
The on-chip oscillator output is supplied to the watchdog timer
when selecting the on-chip oscillator output as the CPU clock.
Fig. 71 Block diagram of watchdog timer
Fig. 72 Structure of watchdog timer control register
Watchdog timer control register
(WDTCON: address 003916, initial value: 3F16)
Watchdog timer H (read only for high-order 6-bit)
STP instruction function selection bit
0 : System enters into the stop mode
at the STP instruction execution
1 : Internal reset occurs at the STP instruction execution
Watchdog timer H count source selection bit
0 : Watchdog timer L underflow
1 : f(XIN)/16 or on-chip oscillator/16
b7
b0
XIN clock
On-chip oscillator
Source clock selection
(auto-switch depending on setting of CPUM)
Data bus
“0”
“1”
1/16
Watchdog timer H count
source selection bit
Reset
circuit
STP Instruction function selection bit
Watchdog timer H (8)
Write "FF16" to the
watchdog timer
control register
Internal
reset
RESET
Watchdog timer L (8)
STP Instruction
Write “FF16” to the
watchdog timer
control register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37542M2-XXXGP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP32 |
| M37542F4SP | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32 |
| M37542F8HP | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQCC36 |
| M37544G2ASP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP32 |
| M37544G2ASP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37542M2-XXXSP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37542M4-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37542M4-XXXGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37542M4-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37542M4-XXXSP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。