- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45030 > M37270MF-XXXSP 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | M37270MF-XXXSP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP64 |
| 封裝： | 0.750 INCH, 1.78 MM PITCH, PLASTIC, SDIP-64 |
| 文件頁數(shù)： | 49/97頁 |
| 文件大?。?/td> | 1359K |
| 代理商： | M37270MF-XXXSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁
MITSUBISHI MICROCOMPUTERS
M37270MF-XXXSP
M37270EF-XXXSP, M37270EFSP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
50
The display position in the vertical direction is determined by count-
ing the horizontal sync signal (HSYNC). At this time, it starts to count
the rising edge (falling edge) of HSYNC signal from after about 1 ma-
chine cycle of rising edge (falling edge) of VSYNC signal. So interval
from rising edge (falling edge) of VSYNC signal to rising edge (falling
edge) of HSYNC signal needs enough time (2 machine cycles or more)
for avoiding jitter. The polarity of HSYNC and VSYNC signals can se-
lect with the I/O polarity control register (address 021716). For de-
tails, refer to (15) OSD Output Pin Control.
Note: When bits 0 and 1 of the I/O polarity control register (address
021716) are set to “1” (negative polarity), the vertical position
is determined by counting falling edge of HSYNC signal after
rising edge of VSYNC control signal in the microcomputer (re-
fer to Figure 54).
Fig. 54. Supplement explanation for display position
When bits 0 and 1 of the I/O polarity control register
(address 021716) are set to “1” (negative polarity)
VSYNC signal input
VSYNC control
signal in
microcomputer
0.25 to 0.50 [
s]
( at f(XIN) = 8MHz)
Period of counting
HSYNC signal
(Note 1)
HSYNC
signal input
Not count
12345
Notes 1 : Do not generate falling edge of HSYNC signal near rising edge of
VSYNC control signal in microcomputer to avoid jitter.
2 : The pulse width of VSYNC and HSYNC needs 8 machine cycles or
more.
The vertical position for each block can be set in 1024 steps (where
each step is 1TH (TH: HSYNC cycle)) as values “0016” to “FF16” in
vertical position register 1i (i = 1 to 16) (addresses 022016 to 022F16)
and values “0016” to “FF16” in the vertical position register 2i (i = 1 to
16) (addresses 023016 to 023F16). The structure of the vertical posi-
tion registers is shown in Figure 55.
Fig. 55. Structure of vertical position registers
The horizontal position is common to all blocks, and can be set in
256 steps (where 1 step is 4TOSC, TOSC being the oscillating cycle
for display) as values “0016” to “FF16” in bits 0 to 7 of the horizontal
position register (address 00CF16). The structure of the horizontal
position register is shown in Figure 56.
Fig. 56. Structure of horizontal position register
Note : The setting value synchronizes with a rising (falling) of the VSYNC.
7
Horizontal position register
(HP : address 00CF16)
Control bits of horizontal display
start positions
Horizontal display start positions
4TOSC !(setting value of high-order 4 bits !16
+ setting value of low-order 4 bits !16 )
1
0
7
Vertical position register 1i
(i = 1 to 16)
(VP1i : addresses 022016 to 022F16)
Control bits of vertical display
start positions (Note)
Vertical display start positions (low-order 8 bits)
TH !(setting value of low-order 2 bits of VP2i !16
setting value of low-order 4 bits of VP1i !16
+ setting value of low-order 4 bits of VP1i !16 )
Note : Set values except “0016” and “0116” to VP1i when VP2i is “0016.”
2
1
0
7
Vertical position register 2i
(i = 1 to 16)
(VP2i : addresses 023016 to 023F16)
Control bits of vertical display
start positions (Note)
Vertical display start positions (high-order 2 bits)
TH !(setting value of low-order 2 bits of VP2i !16
+ setting value of low-order 4 bits of VP1i !16
+ setting value of low-order 4 bits of VP1i !16 )
2
1
0
+
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37272E8FP | 8-BIT, OTPROM, 8.1 MHz, MICROCONTROLLER, PDSO42 |
| M3727GM8-XXXSP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP42 |
| M37272E8SP | 8-BIT, OTPROM, 8.1 MHz, MICROCONTROLLER, PDIP42 |
| M3727GM6-XXXFP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDSO42 |
| M37272M6-XXXFP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDSO42 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37271EF | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37271EFSP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37271EFSS | 功能描述:EPROM MCU/8BIT CMOS EMULATION CH RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:適配器板 適用于相關(guān)產(chǎn)品:RCB230，RCB231，RCB212 配用:26790D-ND - RCB BREAKOUT BOARD RS232 CABLE |
| M37271EF-XXXSP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37271MF | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。