- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45029 > M37161MA-XXXSP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42 PDF資料下載
參數(shù)資料
| 型號： | M37161MA-XXXSP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42 |
| 封裝： | 0.600 INCH, 1.78 MM PITCH, PLASTIC, SDIP-42 |
| 文件頁數(shù)： | 113/129頁 |
| 文件大小： | 1092K |
| 代理商： | M37161MA-XXXSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁當前第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁
Rev.1.00
2003.11.25
page 84 of 128
M37161M8/MA/MF-XXXSP/FP,M37161EFSP/FP
8.13 CLOCK GENERATING CIRCUIT
This microcomputer has 2 built-in oscillation circuits. An oscillation
circuit can be formed by connecting a resonator between XIN and
XOUT (XCIN and XCOUT). Use the circuit constants in accordance with
the resonator manufacturer’s recommended values. No external re-
sistor is needed between XIN and XOUT since a feed-back resistor
exists on-chip. However, an external feed-back resistor is needed
between XCIN and XCOUT. To supply a clock signal externally, input it
to the XIN (XCIN) pin and make the XOUT (XCOUT) pin open. When not
using XCIN clock, connect the XCIN to VSS and make the XCOUT pin
open.
After reset has completed, the internal clock
φ is half the frequency of
XIN. Immediately after poweron, both the XIN and XCIN clock start
oscillating. To set the internal clock
φ to low-speed operation mode,
set bit 7 of the CPU mode register to “1.”
8.13.1 OSCILLATION CONTROL
(1) Stop Mode
The built-in clock generating circuit is shown in Figure 120. When the
STP instruction is executed, the internal clock f stops at HIGH. At the
same time, timers 3 and 4 are connected by hardware and “FF16” is
set in timer 3 and “0716” is set in timer 4. Select f(XIN)/16 or f(XCIN)/
16 as the timer 3 count source (set both bit 0 of timer mode register
2 and bit 6 at address 00C716 to “0” before the execution of the STP
instruction). Moreover, set the timer 3 and timer 4 interrupt enable
bits to disabled (“0”) before execution of the STP instruction. The
oscillator restarts when an external interrupt is accepted. However,
the internal clock f keeps its HIGH level until timer 4 overflows, allow-
ing time for oscillation stabilization when a ceramic resonator or a
quartz-crystal oscillator is used.
By settimg bit 7 of timer return setting register (address 00CC16) to
“1, ” an arbitrarary value can be set to timer 3 and timer 4.
Bit 7 of clock control register 3 (address 020216) can switch Port P10
pin and the CLKCONT. When CLKCONT pin is selected, “H” is output
normally. When an extenal interrupt is recieved in the STP state, the
CLKCONT pin goes back to “H” output.
(2) Wait Mode
When the WIT instruction is executed, the internal clock
φ stops in
the HIGH level but the oscillator continues running. This wait state is
released at reset or when an interrupt is accepted (See note). Since
the oscillator does not stop, the next instruction can be executed
immediately.
Note: In the wait mode, the following interrupts are invalid.
VSYNC interrupt
OSD interrupt
All timer interrupts using external clock input from port pin as count
source
All timer interrupts using f(XIN)/2 or f(XCIN)/2 as count source
All timer interrupts using f(XIN)/4096 or f(XCIN)/4096 as count source
f(XIN)/4096 interrupt
Multi-master I2C-BUS interface interrupt
(3) Low-speed Mode
If the internal clock is generated from the sub-clock (XCIN), a low
power consumption operation can be realized by stopping only the
main clock XIN. To stop the main clock, set bit 6 (CM6) of the CPU
mode register (00FB16) to “1.” When the main clock XIN is restarted,
the program must allow enough time for oscillation to stabilize.
Note that in the low-power-consumption mode the XCIN-XCOUT
drivability can be reduced, allowing even lower power consumption.
To reduce the XCIN-XCOUT drivability, clear bit 5 (CM5) of the CPU
mode register (00FB16) to “0.” At reset, this bit is set to “1” and strong
drivability is selected to help the oscillation to start. When executing
an STP instruction, set this bit to “1” by software before initiating the
instruction.
Fig.8.13.1 Ceramic Resonator Circuit Example
Fig.8.13.2 External Clock Input Circuit Example
XCIN
XIN
CCIN
Microcomputer
XCOUT
Rf
Rd
CCOUT
XOUT
CIN
COUT
C1
0.01
F
FILT
XCIN
Microcomputer
External oscillation
circuit or external
pulse
XCOUT XIN
XOUT
Open
External oscillation
circuit
Vcc
Vss
Vcc
Vss
相關PDF資料 |
PDF描述 |
|---|---|
| M37161M8-XXXSP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42 |
| M37202E3SP | 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDIP64 |
| M37207EFFP | 8-BIT, OTPROM, 8.1 MHz, MICROCONTROLLER, PQFP80 |
| M37207MF-XXXSP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP64 |
| M37207M8-XXXSP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP64 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M37161MF-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37161MF-XXXSP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M3720 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND |
| M3720-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND |
| M3720-10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND |
發(fā)布緊急采購，3分鐘左右您將得到回復。