- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359055 > M34F04 (意法半導(dǎo)體) 4Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Half of Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | M34F04 |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類(lèi)： | EEPROM |
| 英文描述： | 4Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Half of Memory |
| 中文描述： | 4Kbit串行I2C總線的EEPROM，帶有硬件寫(xiě)控制記憶的上半部分 |
| 文件頁(yè)數(shù)： | 4/20頁(yè) |
| 文件大?。?/td> | 262K |
| 代理商： | M34F04 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
M34F04
4/20
SUMMARY DESCRIPTION
The
M34F04
programmable memory (EEPROM), organized as
512 x 8.
is
an
electrically
erasable
Figure 2. Logic Diagram
These devices are compatible with the I
2
C memo-
ry protocol. This is a two wire serial interface that
uses a bi-directional data bus and serial clock. The
devices carry a built-in 4-bit Device Type Identifier
code (1010) in accordance with the I
2
C bus defini-
tion.
The device behaves as a slave in the I
2
C protocol,
with all memory operations synchronized by the
serial clock. Read and Write operations are initiat-
ed by a Start condition, generated by the bus mas-
ter. The Start condition is followed by a Device
Select Code and RW bit (as described in Table 2),
terminated by an acknowledge bit.
When writing data to the memory, the device in-
serts an acknowledge bit during the 9
th
bit time,
following the bus master’s 8-bit transmission.
When data is read by the bus master, the bus
master acknowledges the receipt of the data byte
in the same way. Data transfers are terminated by
a Stop condition after an Ack for Write, and after a
NoAck for Read.
Table 1. Signal Names
Power On Reset: V
CC
Lock-Out Write Protect
In order to prevent data corruption and inadvertent
Write operations during Power-up, a Power On
Reset (POR) circuit is included. The internal reset
is held active until V
CC
has reached the POR
threshold value, and all operations are disabled –
the device will not respond to any command. In the
same way, when V
CC
drops from the operating
voltage, below the POR threshold value, all oper-
ations are disabled and the device will not respond
to any command. A stable and valid V
CC
must be
applied before applying any logic signal.
Figure 3. SO Connections
Note: 1. NC = Not Connected
2. See page 17 (onwards) for package dimensions, and how
to identify pin-1.
AI09072
2
E1-E2
SDA
VCC
M34F04
WC
SCL
VSS
E1, E2
Chip Enable
SDA
Serial Data
SCL
Serial Clock
WC
Write Control
V
CC
Supply Voltage
V
SS
Ground
SDA
VSS
SCL
WC
E1
E2
NC
VCC
AI09073
M34F04
1
2
3
4
8
7
6
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M34F04-WMN6T | 4Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Half of Memory |
| M34F04-WMN6TG | 4Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Half of Memory |
| M34F04-WMN6TP | 4Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Half of Memory |
| M35080MN | 8 Kbit Serial SPI Bus EEPROM With Incremental Registers |
| M35080 | 8 Kbit Serial SPI Bus EEPROM With Incremental Registers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M34F04-WMN6P | 功能描述:電可擦除可編程只讀存儲(chǔ)器 4Kbit Serial EE RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| M34F04-WMN6T | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Half of Memory |
| M34F04-WMN6TG | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Half of Memory |
| M34F04-WMN6TP | 功能描述:電可擦除可編程只讀存儲(chǔ)器 4Kbit Serial EE RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| M34JBL69X | 制造商:Panasonic Industrial Company 功能描述:CRT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。