5
5-4
Ver.0.10
5.2 Interrupt Sources of Internal Peripheral I/Os
The interrupt controller receives as its inputs the interrupt requests from MJT (multijunction timer),
DMAC, serial I/O, A-D converter, RTD, and CAN. For details about these interrupts, refer to each
section in which the relevant internal peripheral I/O is described.
Table 5.2.1 Interrupt Sources of Internal Peripheral I/Os (1/2)
Interrupt Cause
Contents
Number of Input
ICU Type of Input
Sources
Source(Note)
A-D0 conversion interrupt
1
Edge-recognized
A-D1 conversion interrupt
1
Edge-recognized
SIO0 transmit interrupt
1
Edge-recognized
SIO0 receive interrupt
1
Edge-recognized
SIO1transmit interrupt
1
Edge-recognized
SIO1 receive interrupt
1
Edge-recognized
SIO2,3 transmit/receive
interrupt
4
Level-recognized
SIO4,5 transmit/receive
interrupt
4
Level-recognized
TID0 output interrupt
1
Edge-recognized
TID1 output interrupt
1
Edge-recognized
TID2 output interrupt
1
Edge-recognized
TOD0 output interrupt
8
Level-recognized
TOD1 + TOM0 output
interrupt
16
Level-recognized
TML1 input interrupt
4
Level-recognized
RTD interrupt
1
Edge-recognized
DMA transfer interrupt 0
5
Level-recognized
DMA transfer interrupt 1
5
Level-recognized
CAN0 transmit/receive
& error interrupt
5
Level-recognized
Note:
ICU type of input source
Edge-recognized: Interrupt requests are generated on a falling edge of the interrupt signal applied to
the ICU.
Level-recognized: Interrupt requests are generated when the interrupt signal applied to the ICU is
held low. For these level-recognized interrupts, the ICU's Interrupt Control
Register IRQ bit cannot be set or cleared in software.
Single-shot conversion in A-D0 converter scan mode completed,
single mode completed, or comparator mode completed
Single-shot conversion in A-D1 converter scan mode completed,
single mode completed, or comparator mode completed
SIO0 transmit buffer empty interrupt
SIO0 reception completed or receive error interrupt
SIO1 transmit buffer empty interrupt
SIO1 reception completed or receive error interrupt
SIO2, 3 reception completed or receive error interrupt
Transmit buffer empty interrupt
SIO4, 5 reception completed or receive error interrupt
Transmit buffer empty interrupt
TID0 output
TID1 output
TID2 output
TOD0_0 to TOD0_7 output
TOD1_0 to TOD1_7 output + TOM0_0 to
TOM0_7 output
TML1 input (TIN30 to TIN33 input)
RTD interrupt generation command
DMA0-4 transfer completed
DMA5-9 transfer completed
CAN0 transmission completed, CAN0 reception completed,
CAN0 error passive, CAN0 error bus-off, CAN0 bus error
INTERRUPT CONTROLLER (ICU)
5.2 Interrupt Sources of Internal Peripheral I/Os