參數(shù)資料
型號: M312L5720BZ0-CB3
元件分類: DRAM
英文描述: 256M X 72 DDR DRAM MODULE, 0.7 ns, DMA184
封裝: ROHS COMPLIANT, DIMM-184
文件頁數(shù): 8/30頁
文件大?。?/td> 623K
代理商: M312L5720BZ0-CB3
DDR SDRAM
512MB, 1GB, 2GB Registered DIMM
Rev. 1.0 June 2005
(VDD=2.7V, T = 10°C)
* Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.
Symbol
A2(DDR266@CL=2)
B0(DDR266@CL=2.5)
Unit
Notes
IDD0
2,610
mA
IDD1
3,010
mA
IDD2P
420
mA
IDD2F
1,170
mA
IDD2Q
690
mA
IDD3P
870
mA
IDD3N
1,530
mA
IDD4R
3,330
mA
IDD4W
3,420
mA
IDD5
4,950
mA
IDD6
Normal
420
mA
Low power
380
mA
Optional
IDD7A
6,750
mA
(VDD=2.7V, T = 10°C)
* Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.
Symbol
A2(DDR266@CL=2)
B0(DDR266@CL=2.5)
Unit
Notes
IDD0
3,760
mA
IDD1
4,210
mA
IDD2P
760
mA
IDD2F
1,960
mA
IDD2Q
1,300
mA
IDD3P
1,660
mA
IDD3N
2,680
mA
IDD4R
4,480
mA
IDD4W
4,570
mA
IDD5
6,100
mA
IDD6
Normal
760
mA
Low power
680
mA
Optional
IDD7A
7,900
mA
9.4 M312L5628BT(U)0 [ (st.256M x 4) * 18 , 2GB Module ]
9.3 M312L2920BT(U)S [ (128M x 4) * 18 , 1GB Module ]
相關(guān)PDF資料
PDF描述
M312L5720DZ3-CB3 256M X 72 DDR DRAM MODULE, 0.7 ns, DMA184
M32002AMMJFREQ VCXO, CLOCK, 150 MHz - 1400 MHz, CMOS OUTPUT
M32016BGPJFREQ VCXO, CLOCK, 150 MHz - 1400 MHz, PECL OUTPUT
M32026AUMJFREQ VCXO, CLOCK, 150 MHz - 1400 MHz, CMOS OUTPUT
M32012BGPJFREQ VCXO, CLOCK, 150 MHz - 1400 MHz, PECL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M312L5720CZ3-CCC00 制造商:Samsung Semiconductor 功能描述:512 DDR SDRAM MODUL X72 BOC(LF) - Trays
M312L6420ETS 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Registered Module
M312L6420HUS 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Product Guide
M312L6420HUS-CB000 制造商:Samsung Semiconductor 功能描述:256 DDR SDRAM MODUL X72 TSOP2-400(LF) - Trays
M312L6420JUS 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Product Guide