參數(shù)資料
型號(hào): M312L5720BZ0-CB3
元件分類(lèi): DRAM
英文描述: 256M X 72 DDR DRAM MODULE, 0.7 ns, DMA184
封裝: ROHS COMPLIANT, DIMM-184
文件頁(yè)數(shù): 7/30頁(yè)
文件大?。?/td> 623K
代理商: M312L5720BZ0-CB3
DDR SDRAM
512MB, 1GB, 2GB Registered DIMM
Rev. 1.0 June 2005
(VDD=2.7V, T = 10°C)
* Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.
Symbol
A2(DDR266@CL=2)
B0(DDR266@CL=2.5)
Unit
Notes
IDD0
1,490
mA
IDD1
1,720
mA
IDD2P
350
mA
IDD2F
770
mA
IDD2Q
480
mA
IDD3P
570
mA
IDD3N
950
mA
IDD4R
1,850
mA
IDD4W
1,900
mA
IDD5
2,660
mA
IDD6
Normal
350
mA
Low power
330
mA
Optional
IDD7A
3,560
mA
(VDD=2.7V, T = 10°C)
* Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.
Symbol
A2(DDR266@CL=2)
B0(DDR266@CL=2.5)
Unit
Notes
IDD0
2,190
mA
IDD1
2,420
mA
IDD2P
540
mA
IDD2F
1,290
mA
IDD2Q
810
mA
IDD3P
990
mA
IDD3N
1,650
mA
IDD4R
2,550
mA
IDD4W
2,600
mA
IDD5
3,360
mA
IDD6
Normal
540
mA
Low power
500
mA
Optional
IDD7A
4,260
mA
9.1 M312L6523BT(U)S [ (64M x 8) * 9 , 512MB Module ]
9.2 M312L2923BT(U)S [ (64M x 8) * 18 , 1GB Module ]
9.0 DDR SDRAM IDD spec table
相關(guān)PDF資料
PDF描述
M312L5720DZ3-CB3 256M X 72 DDR DRAM MODULE, 0.7 ns, DMA184
M32002AMMJFREQ VCXO, CLOCK, 150 MHz - 1400 MHz, CMOS OUTPUT
M32016BGPJFREQ VCXO, CLOCK, 150 MHz - 1400 MHz, PECL OUTPUT
M32026AUMJFREQ VCXO, CLOCK, 150 MHz - 1400 MHz, CMOS OUTPUT
M32012BGPJFREQ VCXO, CLOCK, 150 MHz - 1400 MHz, PECL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M312L5720CZ3-CCC00 制造商:Samsung Semiconductor 功能描述:512 DDR SDRAM MODUL X72 BOC(LF) - Trays
M312L6420ETS 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:DDR SDRAM Registered Module
M312L6420HUS 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:DDR SDRAM Product Guide
M312L6420HUS-CB000 制造商:Samsung Semiconductor 功能描述:256 DDR SDRAM MODUL X72 TSOP2-400(LF) - Trays
M312L6420JUS 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:DDR SDRAM Product Guide