- 您現(xiàn)在的位置：買賣IC網 > PDF目錄359054 > M30L0R7000B0ZAQ (意法半導體) 128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory PDF資料下載
參數(shù)資料
| 型號： | M30L0R7000B0ZAQ |
| 廠商： | 意法半導體 |
| 英文描述： | 128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory |
| 中文描述： | 128兆位（8兆x16插槽，多銀行，多層次，多突發(fā)），1.8V電源快閃記憶體 |
| 文件頁數(shù)： | 17/83頁 |
| 文件大?。?/td> | 1329K |
| 代理商： | M30L0R7000B0ZAQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
17/83
M30L0R7000T0, M30L0R7000B0
A0 = CR0, A1 = CR1, …, A15 = CR15. Addresses
A16- A22 are ignored.
Once the Set Configuration Register command
has been issued, read operations will output the
array contents.
The Read Electronic Signature command is re-
quired to read the updated contents of the Config-
uration Register.
Block Lock Command
The Block Lock command is used to lock a block
and prevent program or erase operations from
changing the data in it. All blocks are locked after
power-up or reset.
Two Bus Write cycles are required to issue the
Block Lock command.
The first bus cycle sets up the Block Lock
command.
The second Bus Write cycle latches the block
address and locks the block.
The lock status can be monitored for each block
using the Read Electronic Signature command.
Table 14.
shows the Lock Status after issuing a
Block Lock command.
Once set, the Block Lock bits remain set until a
hardware reset or power-down/power-up. They
are cleared by a Block Unlock command.
Refer to the section, Block Locking, for a detailed
explanation.
See
APPENDIX
27., Locking Operations Flowchart and Pseudo
Code
, for a flowchart for using the Lock command.
Block Unlock Command
The Block Unlock command is used to unlock a
block, allowing the block to be programmed or
erased.
Two Bus Write cycles are required to issue the
Block Unlock command.
The first bus cycle sets up the Block Unlock
command.
■
■
C.
,
Figure
■
■
The second Bus Write cycle latches the block
address and unlocks the block.
The lock status can be monitored for each block
using the Read Electronic Signature command.
Table 14.
shows the protection status after issuing
a Block Unlock command.
Refer to the section, Block Locking, for a detailed
explanation
and
APPENDIX
27., Locking Operations Flowchart and Pseudo
Code
, for a flowchart for using the Block Unlock
command.
Block Lock-Down Command
The Block Lock-Down command is used to lock-
down a locked or unlocked block.
A locked-down block cannot be programmed or
erased. The lock status of a locked-down block
cannot be changed when WP is low, V
IL
. When
WP is high, V
IH,
the lock-down function is disabled
and the locked blocks can be individually unlocked
by the Block Unlock command.
Two Bus Write cycles are required to issue the
Block Lock-Down command.
The first bus cycle sets up the Block Lock-
Down command.
The second Bus Write cycle latches the block
address and locks-down the block.
The lock status can be monitored for each block
using the Read Electronic Signature command.
Locked-Down blocks revert to the locked (and not
locked-down) state when the device is reset on
power-down.
Table 14.
shows the Lock Status af-
ter issuing a Block Lock-Down command.
Refer to the section, Block Locking, for a detailed
explanation
and
APPENDIX
27., Locking Operations Flowchart and Pseudo
Code
, for a flowchart for using the Lock-Down
command.
C.
,
Figure
■
■
C.
,
Figure
相關PDF資料 |
PDF描述 |
|---|---|
| M30L0R7000B0ZAQE | 128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory |
| M30L0R7000B0ZAQF | 128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory |
| M30L0R7000T0ZAQE | AB 35C 7#12,28#16 PIN RECP |
| M30L0R7000T0ZAQF | CAP 0.1UF 50V 10% X7R DIP-2 BULK R-MIL-C-39014 |
| M30L0R7000T0ZAQT | CAP 0.22UF 50V 20% X7R DIP-2 BULK R-MIL-C-39014 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M30L0R7000B0ZAQE | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory |
| M30L0R7000B0ZAQF | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory |
| M30L0R7000B0ZAQT | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory |
| M30L0R7000T0 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory |
| M30L0R7000T0ZAQ | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復。