60
FLD controller
M
i
t
s
u
M
S
b
i
s
3
M
h
0
I
C
i
m
2
R
i
1
O
c
r
8
C
o
c
o
G
M
m
p
r
P
u
t
u
T
e
r
p
R
s
o
U
S
I
N
G
L
E
-
C
H
I
P
1
6
-
B
I
T
C
M
O
O
E
Figure 43. Segment/Digit Setting Example
FLD automatic display pins
P0 to P6 are the pins capable of automatic display output for the FLD. The FLD start operating by setting
the automatic display control bit (bit 0 at address 0350
16
) to “1”. There is the FLD output function that
outputs RAM contents from the port every timing or the digit output function that drives the port high with
digit timing. The FLD can be displayed using the FLD output for the segments and the digit or FLD output for
the digits. When using the FLD output for the digits, be sure to write digit display patterns to the RAM in
advance. The remaining segment and digit lines can be used as general-purpose ports. Settings of each
port are shown below.
Table 15. Pins in FLD Automatic Display Mode
Port Name Automatic Display Pins
P5, P6
FLD
0
to FLD
15
Setting Method
The individual bits of the digit output set register (address 035C
16
,
035D
16
) can set each pin either FLD port (“0”) or digit port (“1”).
When the pins are set for the digit port, the digit pulse output func-
tion is enabled, so the digit pulses can always be output regardless
the value of FLD automatic display RAM.
FLD exclusive use port (automatic display control bit (bit 0 of ad-
dress 0350
16
)=“1”)
The individual bits of the FLD/port switch register (addresses
0359
16
to 035B
16
) can set each pin to either FLD port (“1”) or gen-
eral-purpose port (“0”).
The individual bits of the FLD/port switch register (address 035B
16
)
can set each pin to either FLD port (“1”) or general-purpose port
(“0”). The digit pulse output function turns to available, and the digit
pulse can output by setting of the FLD output set register (address
0351
16
). The port output format is the CMOS output. When using
the port as a display pin, a driver must be installed externally.
P0, P1
FLD
16
to FLD
31
P2, P3,
P4
4
to P4
3
FLD
32
to FLD
51
P4
4
to P4
7
FLD
52
to FLD
55
Port P5
Port P0
Number of segments
Port P6
36
16
Port P1
Setting example 1
Shown below is a register setup example where only FLD output is used.
In this case, the digit display output pattern must be set in the FLD automatic
display RAM in advance.
1
1
1
1
1
1
1
1
FLD
32
(SEG output)
FLD
33
(SEG output)
FLD
34
(SEG output)
FLD
35
(SEG output)
FLD
36
(SEG output)
FLD
37
(SEG output)
FLD
38
(SEG output)
FLD
39
(SEG output)
FLD
16
(SEG output)
FLD
17
(SEG output)
FLD
18
(SEG output)
FLD
19
(SEG output)
FLD
20
(SEG output)
FLD
21
(SEG output)
FLD
22
(SEG output)
FLD
23
(SEG output)
FLD
24
(SEG output)
FLD
25
(SEG output)
FLD
26
(SEG output)
FLD
27
(SEG output)
FLD
28
(SEG output)
FLD
29
(SEG output)
FLD
30
(SEG output)
FLD
31
(SEG output)
FLD
0
(DIG
output
)
FLD
1
(DIG output)
FLD
2
(DIG output)
FLD
3
(DIG output)
FLD
4
(DIG output)
FLD
5
(DIG output)
FLD
6
(DIG output)
FLD
7
(DIG output)
0
0
0
0
0
0
0
0
FLD
8
(DIG output)
FLD
9
(DIG output)
FLD
10
(DIG output)
FLD
11
(DIG output)
FLD
12
(DIG output)
FLD
13
(DIG output)
FLD
14
(DIG output)
FLD
15
(DIG output)
0
0
0
0
0
0
0
0
Port P2
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
FLD
40
(SEG output)
FLD
41
(SEG output)
FLD
42
(SEG output)
FLD
43
(SEG output)
FLD
44
(SEG output)
FLD
45
(SEG output)
FLD
46
(SEG output)
FLD
47
(SEG output)
FLD
48
(SEG output)
FLD
49
(SEG output)
FLD
50
(SEG output)
FLD
51
(SEG output)
FLD
52
(port output)
FLD
53
(port output)
FLD
54
(port output)
FLD
55
(port output)
Port P3
Port P4
Port P5
Port P0
Port P6
28
12
Port P1
Setting example 2
Shown below is a register setup example where both FLD output and digit waveform
output are used. In this case, because the digit display output is automatically
generated, there is no need to set the display pattern in the FLD automatic display RAM.
1
1
1
1
1
1
1
1
FLD
32
(SEG output)
FLD
33
(SEG output)
FLD
34
(SEG output)
FLD
35
(SEG output)
FLD
36
(SEG output)
FLD
37
(SEG output)
FLD
38
(SEG output)
FLD
39
(SEG output)
FLD
16
(SEG output)
FLD
17
(SEG output)
FLD
18
(SEG output)
FLD
19
(SEG output)
FLD
20
(SEG output)
FLD
21
(SEG output)
FLD
22
(SEG output)
FLD
23
(SEG output)
FLD
24
(SEG output)
FLD
25
(SEG output)
FLD
26
(SEG output)
FLD
27
(SEG output)
FLD
28
(SEG output)
FLD
29
(SEG output)
FLD
30
(SEG output)
FLD
31
(SEG output)
FLD
0
FLD
1
(DIG output)
FLD
2
(DIG output)
FLD
3
(DIG output)
FLD
4
(DIG output)
FLD
5
(DIG output)
FLD
6
(DIG output)
FLD
7
(DIG output)
1
1
1
1
1
1
1
1
FLD
8
(DIG output)
FLD
9
(DIG output)
FLD
10
(DIG output)
FLD
11
(DIG output)
FLD
12
(SEG output)
FLD
13
(SEG output)
FLD
14
(SEG output)
FLD
15
(SEG output)
1
1
1
1
0
0
0
0
Port P2
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
FLD
40
(SEG output)
FLD
41
(SEG output)
FLD
42
(SEG output)
FLD
43
(SEG output)
FLD
44
(port output)
FLD
45
(port output)
FLD
46
(port output)
FLD
47
(port output)
FLD
48
(port output)
FLD
49
(port output)
FLD
50
(port output)
FLD
51
(port output)
FLD
52
(port output)
FLD
53
(port output)
FLD
54
(port output)
FLD
55
(port output)
Port P3
Port P4
DIG output
SEG output : This output is connected to segment of the FLD.
Port output : This output is general-purpose port ( used program).
: This output is connected to digit of the FLD.
DIG output
SEG output : This output is connected to segment of the FLD.
Port output : This output is general-purpose port ( used program).
: This output is connected to digit of the FLD.
The contents of digit output set register
(035C
16
, 035D
16
)
FLD/port switch register
(0359
16
, 035B
16
)
Number of segments
The contents of digit output set register
(035C
16
, 035D
16
)
FLD/port switch register
(0359
16
, 035B
16
)