參數(shù)資料
型號: M2V64S30DTP-6L
廠商: Mitsubishi Electric Corporation
英文描述: 64M Synchronous DRAM
中文描述: 6400同步DRAM
文件頁數(shù): 27/52頁
文件大?。?/td> 674K
代理商: M2V64S30DTP-6L
Apr. '99
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
SDRAM (Rev.1.2)
M2V64S20BTP-7,-7L,-8,-8L,-8A,-10,-10L (4-BANK x 4194304-WORD x 4-BIT)
M2V64S30BTP-7,-7L,-8,-8L,-8A,-10,-10L (4-BANK x 2097152-WORD x 8-BIT)
M2V64S40BTP-7,-7L,-8,-8L,-8A,-10,-10L (4-BANK x 1048576-WORD x 16-BIT)
64M bit Synchronous DRAM
27
CLK SUSPEND
CKE controls the internal CLK at the following cycle. Figure below shows how CKE works.
By negating CKE, the next internal CLK is suspended. The purpose of CLK suspend is power
down, output suspend or input suspend. CKE is a synchronous input except during the self-
refresh mode. CLK suspend can be performed either when the banks are active or idle. A
command at the suspended cycle is ignored.
Power Down by CKE
CLK
Command
PRE
CKE
Command
CKE
ACT
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
Standby Power Down
Active Power Down
NOP
NOP
ext.CLK
CKE
int.CLK
DQ Suspend by CKE
CLK
Command
DQ
Write
D0
CKE
READ
Q0
Q1
Q2
Q3
D1
D2
D3
相關PDF資料
PDF描述
M2V64S30DTP-7 64M Synchronous DRAM
M2V64S30DTP-7L 64M Synchronous DRAM
M2V64S30DTP-8 64M Synchronous DRAM
M2V64S30DTP-8L 64M Synchronous DRAM
M2V64S30TP 64M bit Synchronous DRAM
相關代理商/技術(shù)參數(shù)
參數(shù)描述
M2V64S30DTP-7 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M Synchronous DRAM
M2V64S30DTP-7L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M Synchronous DRAM
M2V64S30DTP-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M Synchronous DRAM
M2V64S30DTP-8L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M Synchronous DRAM
M2V64S30TP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M bit Synchronous DRAM