參數(shù)資料
型號: M2S12D30TP-75
廠商: Mitsubishi Electric Corporation
英文描述: 128 x 64 pixel format, LED Backlight available
中文描述: 512M雙數(shù)據(jù)速率同步DRAM
文件頁數(shù): 36/38頁
文件大小: 754K
代理商: M2S12D30TP-75
MITSUBISHI
ELECTRIC
-36-
M2S12D20/ 30TP -75, -75L, -10, -10L
512M Double Data Rate Synchronous DRAM
Feb. '02
MITSUBISHI LSIs
DDR SDRAM (Rev.1.1)
MITSUBISHI ELECTRIC
The purpose of CLK suspend is power down. CKE is synchronous input except during the self-
refresh mode. A command at cycle is ignored. From CKE=H to normal function, DLL recovery time
is NOT required when the stable CLK is supplied during the power down mode.
[Power DOWN]
/CLK
CLK
Power Down by CKE
Command
PRE
CKE
Command
ACT
CKE
Standby Power Down
NOP
NOP
Valid
NOP
NOP
Valid
Active Power Down
DM is defined as the data mask for write data. During the writes, DM masks the input data
cycle by cycle. Latency of DM to write mask is 0.
[DM CONTROL]
DM Function(BL=8,CL=2)
Command
DQS
DQ
DM
WRITE
READ
D0
D1
D3 D4
D5 D6
D7
masked by DM=H
Don't Care
Q2
Q3
Q4
Q5
/CLK
CLK
Q0
Q1
Q6
tXPNR/tXPRD
相關(guān)PDF資料
PDF描述
M2V12D30TP-75 128 x 64 pixel format, LED Backlight available
M2V28D20ATP-75 128M Double Data Rate Synchronous DRAM
M2V28D30ATP-10 353620600
M2V28D30ATP-75 128M Double Data Rate Synchronous DRAM
M2V28D40ATP-10 128M Double Data Rate Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M2S12D30TP-75L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:512M Double Data Rate Synchronous DRAM
M2S150-1FC1152I 制造商:Microsemi Corporation 功能描述:SMARTFUSION2 SOC FPGA - Trays
M2S150-1FCG1152 制造商:Microsemi Corporation 功能描述:SMARTFUSION2 SOC FPGA - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA SOC 150K LUTS 1152FCBGA
M2S150-1FCG1152I 制造商:Microsemi Corporation 功能描述:SMARTFUSION2 SOC FPGA - Trays
M2S150-ADV-DEV-KIT 功能描述:SmartFusion?2 FPGA Evaluation Board 制造商:microsemi corporation 系列:SmartFusion?2 零件狀態(tài):有效 類型:FPGA 配套使用產(chǎn)品/相關(guān)產(chǎn)品:SmartFusion?2 內(nèi)容:板,線纜,電源 標(biāo)準(zhǔn)包裝:1