- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370825 > M2S12D30TP-75 (Mitsubishi Electric Corporation) 128 x 64 pixel format, LED Backlight available PDF資料下載
參數(shù)資料
| 型號： | M2S12D30TP-75 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | 128 x 64 pixel format, LED Backlight available |
| 中文描述： | 512M雙數(shù)據(jù)速率同步DRAM |
| 文件頁數(shù)： | 13/38頁 |
| 文件大?。?/td> | 754K |
| 代理商： | M2S12D30TP-75 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
MITSUBISHI
ELECTRIC
-13-
M2S12D20/ 30TP -75, -75L, -10, -10L
512M Double Data Rate Synchronous DRAM
Feb. '02
MITSUBISHI LSIs
DDR SDRAM (Rev.1.1)
MITSUBISHI ELECTRIC
POWER ON SEQUENCE
The following power on sequences are necessary to guarantee the proper operations of the
DDR SDRAM.
1. Apply VDD before or at the same time as VDDQ
2. Apply VDDQ before or at the same time as VTT & Vref
3. Maintain stable conditions for 200us after stable power and CLK are supplied, assert NOP or DSEL
4. Issue precharge command for all banks of the device
5. Issue EMRS to program proper functions
6. Issue MRS to configure the Mode Register and to reset the DLL
7. Issue 2 or more Auto Refresh commands
8. Maintain stable conditions for 200 cycle
After these sequence, the DDR SDRAM is in the idle state and ready for normal operation.
MODE REGISTER
Burst Length, Burst Type and /CAS Latency can be
programmed by configuring the mode register (MRS). The mode
register stores these data until the next MRS command, which
may be issued when both banks are in idle state. After tRSC from
an MRS command, the DDR SDRAM is ready to accept the new
command.
/CS
/RAS
/CAS
/WE
A12-A0
/CLK
V
CLK
BA0
BA1
R: Reserved for Future Use
0
1
NO
YES
DLL Reset
0
1
Sequential
Interleaved
Burst Type
BT=0
R
2
4
8
R
R
R
R
BT=1
R
2
4
8
R
R
R
R
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
BL
Burst
Length
/CAS Latency
R
R
2
R
R
R
2.5
R
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
CL
Latency
Mode
BA1 BA0 A12 A11 A10 A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
0
0
0
0
0
0
DR
0
BT
LTMODE
BL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M2V12D30TP-75 | 128 x 64 pixel format, LED Backlight available |
| M2V28D20ATP-75 | 128M Double Data Rate Synchronous DRAM |
| M2V28D30ATP-10 | 353620600 |
| M2V28D30ATP-75 | 128M Double Data Rate Synchronous DRAM |
| M2V28D40ATP-10 | 128M Double Data Rate Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M2S12D30TP-75L | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:512M Double Data Rate Synchronous DRAM |
| M2S150-1FC1152I | 制造商:Microsemi Corporation 功能描述:SMARTFUSION2 SOC FPGA - Trays |
| M2S150-1FCG1152 | 制造商:Microsemi Corporation 功能描述:SMARTFUSION2 SOC FPGA - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA SOC 150K LUTS 1152FCBGA |
| M2S150-1FCG1152I | 制造商:Microsemi Corporation 功能描述:SMARTFUSION2 SOC FPGA - Trays |
| M2S150-ADV-DEV-KIT | 功能描述:SmartFusion?2 FPGA Evaluation Board 制造商:microsemi corporation 系列:SmartFusion?2 零件狀態(tài):有效 類型:FPGA 配套使用產(chǎn)品/相關(guān)產(chǎn)品:SmartFusion?2 內(nèi)容:板，線纜，電源 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。