參數(shù)資料
型號(hào): M29W160BT90ZA6
廠商: NUMONYX
元件分類: PROM
英文描述: 1M X 16 FLASH 2.7V PROM, 90 ns, PBGA48
封裝: 0.80 MM PITCH, LFBGA-48
文件頁數(shù): 23/25頁
文件大?。?/td> 171K
代理商: M29W160BT90ZA6
7/25
M29W160BT, M29W160BB
Table 5. Bus Operations, BYTE = VIL
Note: X = VIL or VIH.
Table 6. Bus Operations, BYTE = VIH
Note: X = VIL or VIH.
Operation
E
G
W
Address Inputs
DQ15A–1, A0-A19
Data Inputs/Outp uts
DQ14-DQ8
DQ7-DQ0
Bus Read
VIL
VIH
Cell Address
Hi-Z
Data Output
Bus Write
VIL
VIH
VIL
Command Address
Hi-Z
Data Input
Output Disable
X
VIH
X
Hi-Z
Standby
VIH
X
Hi-Z
Read Manufacturer
Code
VIL
VIH
A0 = VIL,A1 = VIL,A9 = VID,
Others VIL or VIH
Hi-Z
20h
Read Device Code
VIL
VIH
A0 = VIH,A1 = VIL,A9 = VID,
Others VIL or VIH
Hi-Z
C4h (M29W160BT)
49h (M29W160BB)
Operation
E
G
W
Address Inputs
A0-A19
Data Inputs/Outp uts
DQ15A–1, DQ14-DQ0
Bus Read
VIL
VIH
Cell Address
Data Output
Bus Write
VIL
VIH
VIL
Command Address
Data Input
Output Disable
X
VIH
X
Hi-Z
Standby
VIH
X
Hi-Z
Read Manufacturer
Code
VIL
VIH
A0 = VIL,A1 = VIL,A9 = VID,
Others VIL or VIH
0020h
Read Device Code
VIL
VIH
A0 = VIH,A1 = VIL,A9 = VID,
Others VIL or VIH
22C4h (M29W160BT)
2249h (M29W160BB)
BUS OPERATIONS
There are five standard bus operations that control
the device. These are Bus Read, Bus Write, Out-
put Disable, Standby and Automatic Standby. See
Tables 5 and 6, Bus Operations, for a summary.
Typically glitches of less than 5ns on Chip Enable
or Write Enable are ignored by the memory and do
not affect bus operations.
Bus Read. Bus Read operations read from the
memory cells, or specific registers in the Com-
mand Interface. A valid Bus Read operation in-
volves setting the desired address on the Address
Inputs, applying a Low signal, VIL, to Chip Enable
and Output Enable and keeping Write Enable
High, VIH. The Data Inputs/Outputs will output the
value, see Figure 9, Read Mode AC Waveforms,
and Table 15, Read AC Characteristics, for details
of when the output becomes valid.
Bus Write. Bus Write operations write to the
Command Interface. A valid Bus Write operation
begins by setting the desired address on the Ad-
dress Inputs. The Address Inputs are latched by
the Command Interface on the falling edge of Chip
Enable or Write Enable, whichever occurs last.
The Data Inputs/Outputs are latched by the Com-
mand Interface on the rising edge of Chip Enable
or Write Enable, whichever occurs first. Output En-
able must remain High, VIH, during the whole Bus
Write operation. See Figures 10 and 11, Write AC
Waveforms, and Tables 16 and 17, Write AC
Characteristics, for details of the timing require-
ments.
相關(guān)PDF資料
PDF描述
M29W400BT70M6T 256K X 16 FLASH 2.7V PROM, 70 ns, PDSO44
M29W640GB70ZA6F 4M X 16 FLASH 3V PROM, 70 ns, PBGA48
M2Y51264TU88A2G-37B 64M X 64 DDR DRAM MODULE, 0.5 ns, DMA240
M30-1201100 22 CONTACT(S), FEMALE, TWO PART BOARD CONNECTOR, CRIMP
M30-6000206R 2 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M29W160BT90ZA6T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Mbit 2Mb x8 or 1Mb x16, Boot Block Low Voltage Single Supply Flash Memory
M29W160DB 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Mbit 2Mb x8 or 1Mb x16, Boot Block 3V Supply Flash Memory
M29W160DB70M1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Mbit (2Mb x8 or 1Mb x16, Boot Block) 3V Supply Flash Memory
M29W160DB70M1E 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Mbit (2Mb x8 or 1Mb x16, Boot Block) 3V Supply Flash Memory
M29W160DB70M1F 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Mbit (2Mb x8 or 1Mb x16, Boot Block) 3V Supply Flash Memory