參數(shù)資料
型號: M1026-1Z-168.0400
英文描述: VCSO BASED CLOCK PLL WITH AUTOSWITCH
中文描述: 才能開發(fā)出復雜基于時鐘鎖相環(huán)AUTOSWITCH
文件頁數(shù): 2/14頁
文件大?。?/td> 322K
代理商: M1026-1Z-168.0400
M1025/26 Datasheet Rev 1.0
2
of 14
Revised 28Jul2004
Integrated Circuit Systems, Inc.
Networking & Communications
www.icst.com
tel (508) 852-5400
Integrated
Circuit
Systems, Inc.
M1025/26
VCSO B
ASED
C
LOCK
PLL
WITH
A
UTO
S
WITCH
P r o d u c t D a t a S h e e t
P
IN
D
ESCRIPTIONS
Number
1,2,3,10,14,26
4
9
5
8
6
7
11,19,33
Name
GND
OP_IN
nOP_IN
nOP_OUT
OP_OUT
nVC
VC
VCC
I/O
Ground
Configuration
Description
Power supply ground connections.
Input
External loop filter connections.
See Figure 5, External Loop Filter, on pg. 9.
Output
Input
Power
Power supply connection, connect to +
3.3
V
Automatic/manual reselection mode for clock input:
Logic
1
automatic reselection upon clock failure
(non-revertive)
Logic
0
manual selection only (using
REF_SEL
)
Reference Acknowledgement pin for input mux state; outputs
the currently selected reference input pair:
Logic
1
indicates
nDIF_REF1, DIF_REF1
Logic
0
indicates
nDIF_REF0, DIF_REF0
12
AUTO
Input
Internal pull-down resistor
1
13
REF_ACK
Output
15
16
17
18
20
FOUT
nFOUT
P_SEL1
P_SEL0
nDIF_REF1
Output
No internal terminator
Clock output pair. Differential LVPECL (CML, LVDS available).
Internal pull-down resistor
1
Note 1: For typical values of internal pull-down and pull-UP resistors, see
DC Characteristics
on pg. 11.
Note 2: Biased toVcc/2, with 50k
to Vcc and 50k
to ground. See
Differential Inputs Biased to VCC/2
on pg. 11.
Note 3: See
LVCMOS Output
in
DC Characteristics
on pg. 11.
Post-PLL , P divider selection. LVCMOS/LVTTL. See Table 5,
P Divider Look-Up Table (LUT),
on
pg. 4.
Input
Biased to Vcc/2
2
Internal pull-down resistor
1
Internal pull-down resistor
1
Referenc
e clock input selection.
LVCMOS/LVTTL:
Logic
1
selects
DIF_REF1, nDIF_REF1.
Logic
0
selects
DIF_REF0, nDIF_REF0
.
Biased to Vcc/2
2
Reference clock input pair 0. Differential LVPECL or LVDS.
Resistor bias on inverting terminal supports TTL or LVCMOS.
Internal pull-down resistor
1
No internal connection.
Reference clock input pair 1. Differential LVPECL or LVDS.
Resistor bias on inverting terminal supports TTL or LVCMOS.
21
DIF_REF1
22
REF_SEL
Input
23
nDIF_REF0
Input
24
25
27
28
29
30
DIF_REF0
NC
MR_SEL3
MR_SEL2
MR_SEL0
MR_SEL1
Input
Internal pull-down resistor
1
M and R divider value selection. LVCMOS/ LVTTL.
See Tables 3 and 4, M and R Divider Look-Up Tables (LUT)
onpg. 3.
31
LOL
Output
Loss of Lock indicator output. Asserted when internal PLL is
not tracking the input reference for frequency and phase.
3
Logic
1
indicates loss of lock.
Logic
0
indicates locked condition.
Narrow Bandwidth enable. LVCMOS/LVTTL:
Logic
1
- Narrow loop bandwidth
, R
IN
= 2100k
.
Logic
0
- Wde bandwidth
, R
IN
= 100k
.
32
NBW
Input
Internal pull-UP resistor
1
34,35,36
DNC
Do Not Connect.
Table 2: Pin Descriptions
相關PDF資料
PDF描述
M14C04 Memory Card IC 16/4 Kbit Serial IC Bus EEPROM
M14C04DD M14C04 Die Description
M14C32 Memory Micromodules General Information for D1, D2 and C Packaging
M14C32DD TERMINAL BLOCK, 8WAY; Connector type:Terminal Block, Barrier; Material, contact:Copper alloy; Plating, contact:Bright Tin; Positions, No. of:8; Pitch:0.375"; Mounting type:PC Board; Wire size, AWG:12AWG; Approval Bodies:UL, CSA; RoHS Compliant: Yes
M14C64 Memory Card IC 64/32 Kbit Serial IC Bus EEPROM
相關代理商/技術參數(shù)
參數(shù)描述
M1026-1Z-172.6423 制造商:ICS 制造商全稱:ICS 功能描述:VCSO BASED CLOCK PLL WITH AUTOSWITCH
M1026-1Z-173.3708 制造商:ICS 制造商全稱:ICS 功能描述:VCSO BASED CLOCK PLL WITH AUTOSWITCH
M10264-A1 功能描述:GPS模塊 GPS RF Ant Mod SiRF starIII Planar Mount RoHS:否 制造商:Linx Technologies 頻帶:1.575 GHz 通道數(shù)量:20 首次定位時間(冷啟動):35 s 獲取敏感性:- 144 dBm 水平位置精確度:10 m 工作電源電壓:3 V to 4.2 V 工作電源電流:46 mA 接口類型:Serial 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 尺寸:15 mm x 13 mm x 2.2 mm
M10264-K1 功能描述:GPS開發(fā)工具 Evaluation Kit for M10214-A1 2 Modules RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Evaluation Boards 工具用于評估:IT600, STM32F20x 頻率:1.575 GHz 工作電源電壓:1.8 V 接口類型:Wireless
M1026KS-6C-MMR 制造商:MISCELLANEOUS 功能描述: