- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369886 > LXT9785BC LAN TRANSCEIVER|OCTAL|BGA|241PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT9785BC |
| 英文描述： | LAN TRANSCEIVER|OCTAL|BGA|241PIN|PLASTIC |
| 中文描述： | 網(wǎng)絡(luò)收發(fā)器|八路|的BGA | 241PIN |塑料 |
| 文件頁(yè)數(shù)： | 25/68頁(yè) |
| 文件大?。?/td> | 1177K |
| 代理商： | LXT9785BC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
Low-Power Octal PHY
—
LXT9784
Datasheet
25
Table 7. Miscellaneous Signal Descriptions
Ball ID
Signal Name
Type
1
Description
Y11, A11
RBIAS10_0
RBIAS10_1
B
Bias Reference Resistor 10.
A 464
1%
resistor should be connected
from this pin to ground. This determines the current source in 10M mode.
Y10, A10
RBIAS100_0
RBIAS100_1
B
Bias Reference Resistor 100.
A 619
1%
resistor should be connected
from this pin to ground. This determines the current source in 100M
mode.
K3
MCLK
I
Master Clock.
The
LXT9784 master input clock, 35/65 duty cycle,
±
50ppm.
The MCLK frequency varies, based on the mode. Mode is set by the
MODE<2:0> pins.
In RMII mode, MODE<2:0> = 001, MCLK = 50 MHz
In SMII mode, MODE<2:0> = 010, MCLK = 125 MHz
K18
RESET
I
Reset.
The Reset signal is active high and resets the LXT9784. A reset
pulse width of at least 500
μ
s should be used.
J1, K2, L2
MODE_0
MODE_1
MODE_2
I
Mode of Operation.
Sets the LXT9784 mode of operation. See Table 10.
L20, L19
ID_0
ID_1
I-PD
ID.
Sets the two most significant bits of the PHY addresses.
The ID<1:0> pins are used to set the PHY addresses for accessing the
PHY registers through the MII management interface.
B18
INT
OD
Link Status Interrupt.
The Link status change interrupt line.
K19
BP4B5B
I-PD
4B5B encoder Bypass.
If BP4B5B is high, the 4B5B encoder / 5B4B
decoder will be bypassed in 100 Mbps mode of operation.
K20
SCRMBP
I-PD
Scrambler/Descrambler Bypass.
If SCRMBP is high, the scrambler/
descrambler of TP-PMD will be bypassed in 100 Mbps mode of
operation.
K1
FRCLNK
I-PD
Force Link.
When high, force good link at speed of operation.
L3
FRC34
I-PD
Force 34 Pattern.
When high, force the 34 pattern in 100M only.
G18
MDI-X
I-PU
MDI-X Enable.
When high, enable the MDI/MDI-X automatic detection
and switch-over feature.
H19
TI
I
Test Input.
Sets the device into manufacturing test mode
(MODE<2:0>=
”
111
”
). Should be externally pulled low when not in use.
H18
TEXEC
I
Test Execute
Command.
Sets the device into async test mode
(MODE<2:0>=
”
111
”
). Should be externally pulled low when not in use.
H20
TCK
I
Test Clock.
The
test clock signal. Should be externally pulled low when
not in use.
B20
TOUT
O
Test Output.
The
test output port.
1. Refer to
Table 1 on page 11
for Signal Type Definitions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT9785HC | LAN TRANSCEIVER|OCTAL|QFP|208PIN|PLASTIC |
| LXT970AQC | LAN TRANSCEIVER|SINGLE|CMOS|QFP|64PIN|PLASTIC |
| LXT970ATC | Telecomm/Datacomm |
| LXT971ABC | LAN TRANSCEIVER|SINGLE|CMOS|BGA|64PIN|PLASTIC |
| LXT971ABE | LAN TRANSCEIVER|SINGLE|CMOS|BGA|64PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT9785BC.D0 | 制造商:Cortina Systems Inc 功能描述:DATACOM, INTERFACE CIRCUIT, PBGA241 |
| LXT9785HC | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:LAN TRANSCEIVER|OCTAL|QFP|208PIN|PLASTIC |
| LXT980AHC | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:LAN HUB CONTROLLER |
| LXT980QC | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:LAN HUB CONTROLLER |
| LXT9860 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Advanced 10/100 Repeater with Intergrated Management |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。