參數(shù)資料
型號： LXT9782
英文描述： Interface IC
中文描述： 接口IC
文件頁數(shù)： 45/68頁
文件大?。?/td> 1177K
代理商： LXT9782
Low-Power Octal PHY
—
LXT9784
Datasheet
45
There are two NAND-Tree chains, with two separate inputs, assigned to UCA1 (Chain 1) and
COLED (chain 2), and two separate outputs, assigned to INT (Chain 1) and TOUT (Chain 2)
respectively.
To enable NAND-tree manufacturing test mode, set MODE[2:0] = "111", TCK = "0", TI = "0",
TEXEC = "1" and power-up or reset the chip. Toggling the chain input pin will be reflected at the
chain output after a delay of about 20ns.
2.12.2
XNOR-Tree Test
This command connects all the outputs of the input-buffers in the device periphery into a XNOR-
Tree scheme. All the I/O and outputs, except for MODE[2:0], TI, TEXEC, TCK, INT, and TOUT
pins, are put into a Tri-State mode.
There are two XNOR-Tree chains, with two separate inputs, assigned to UCA1 (Chain 1) and
COLED (chain 2), and two separate outputs, assigned to INT (Chain 1) and TOUT (Chain 2),
respectively.
In order to set up the device into XNOR tree manufacturing test mode set MODE[2:0] = "111",
TCK = "0", TI = "1", TEXEC = "0" and power-up or reset the chip. Toggling the chain input pin
will be reflected at the chain output after a delay of about 20 ns.
2.12.3
NAND/XNOR Tree Chain Order
A combination of
“
111
”
on the MODE_[2:0] pins indicates that the LXT9784 is configured to an
asynchronous test mode (NAND-TREE or XNOR-TREE). Test pins combinations for the
asynchronous test modes are:
MODE_[2:0] =
“
111
”
, TCK =
“
0
”
, TI=
“
0
”
, TEXEC =
”
1
”
for NAND - TREE
MODE_[2:0] =
“
111
”
, TCK =
“
0
”
, TI=
“
1
”
, TEXEC =
”
0
”
for XNOR - TREE
The NAND-TREE / XNOR-TREE commands connect all outputs of the
input-buffers
in the device
periphery into a
NAND-TREE / XNOR-TREE scheme. All the input/output pins and output pins except for:
MODE_[2.0], TI, TEXEC, TCK, INT#, and TOUT pins are put into a Tri-State mode.
There are two NAND-TREE / XNOR-TREE chains, with two separate outputs, assigned to INT#
(Chain 1) and TOUT (Chain 2).
The following table lists the chains order / direction (pin no. 1 in the chain, is the farthest from the
NAND-TREE / XNOR-TREE outputs).]
Table 22. Test Scan Chain
Chain Order
Ball ID
Chain #1
Ball ID
Chain #2
1
W1
TXD0_1
W18
NC
2
W2
TXD0_1
W19
NC
3
W3
TXEN0
W20
NC
4
V1
CRSDV0
V18
NC
5
V2
RXD0_1
V19
NC
相關(guān)PDF資料
PDF描述
LXT9782BC LAN TRANSCEIVER|OCTAL|BGA|272PIN|PLASTIC
LXT9782HC LAN TRANSCEIVER|OCTAL|QFP|208PIN|PLASTIC
LXT980AHC LAN HUB CONTROLLER
LXT980QC LAN HUB CONTROLLER
LXT9860AHC Controller Miscellaneous - Datasheet Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT9782BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN TRANSCEIVER|OCTAL|BGA|272PIN|PLASTIC
LXT9782HC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN TRANSCEIVER|OCTAL|QFP|208PIN|PLASTIC
LXT9784 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Transceiver Hardware Integrity Function Overview
LXT9784BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN TRANSCEIVER|OCTAL|BGA|324PIN|PLASTIC
LXT9784BE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN TRANSCEIVER|OCTAL|BGA|324PIN|PLASTIC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*