參數(shù)資料
型號： LXT9762
英文描述： Interface IC
中文描述： 接口IC
文件頁數(shù)： 66/68頁
文件大?。?/td> 1177K
代理商： LXT9762
LXT9784
—
Low-Power Octal PHY
66
Datasheet
Table 54. Reg 20 (14 Hex) 100BASETx Receive Disconnect Counter
Bit(s)
Name
Description
Type
1
20[15:0]
Disconnect
Event
A 16 bit counter that increments for each disconnect event. The counter stops when
full (and does not roll over). Self clears on read.
Two or more consecutive False carrier events causes this counter to increment.
RO
SC
1. RO = Read Only; SC = Self Cleared.
Table 55. Reg 21 (15 Hex) 100BASETx Receive Error Frame Counter
Bit(s)
Name
Description
Type
1
21[15:0]
Receive Error
Frame
A 16 bit counter that increments once per frame for any receive error condition, such
as a symbol error or premature end of frame, in that frame. The counter stops when
full (and does not roll over). Self clears on read.
RO
SC
1. RO = Read Only; SC = Self Cleared.
Table 56. Reg 22 (16 Hex) Receive Symbol Error Counter
Bit(s)
Name
Description
Type
1
22[15:0]
Symbol Error
Counter
A 16-bit counter that increments for each symbol error. The counter stops when full
(and does not roll over). Self clears on read.
RO
SC
1. RO = Read Only; SC = Self Cleared.
Table 57. Reg 23 (17 Hex) 100BASETx Receive Premature End of Frame Error Counter
Bit(s)
Name
Description
Type
1
23[15:0]
Premature End
of Frame
A 16-bit counter that increments for each premature end of frame event. The counter
stops when full (and does not roll over). Self clears on read.
A frame without a
“
TR
”
at the end is considered a premature end of frame event.
RO
SC
1. RO = Read Only; SC = Self Cleared.
Table 58. Reg 24 (18 Hex) 10BASET Receive End of Frame Error Counter
Bit(s)
Name
Description
Type
1
24[15:0]
End of Frame
Counter
A 16-bit counter which increments for each end of frame error event. The counter
stops when full (and does not roll over). Self clears on read.
RO
SC
1. RO = Read Only; SC = Self Cleared.
Table 59. Reg 25 (19 Hex) 10BASET Transmit Jabber Detect Counter
Bit(s)
Name
Description
Type
1
25[15:0]
Jabber detect
counter
A 16-bit counter which increments for each jabber detection event. The counter stops
when full (and does not roll over). Self clears on read.
RO
SC
1. RO = Read Only; SC = Self Cleared.
相關(guān)PDF資料
PDF描述
LXT9762HC LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC
LXT9781 Interface IC
LXT9781BC LAN TRANSCEIVER|OCTAL|BGA|272PIN|PLASTIC
LXT9781HC LAN TRANSCEIVER|OCTAL|QFP|208PIN|PLASTIC
LXT9782 Interface IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT9762HC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC
LXT9763 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Fast Ethernet 10/100 Hex Transceiver with Full MII
LXT9763HC 制造商:LEVEL_ONE 功能描述:
LXT9763HC-B2 制造商:Intel 功能描述:
LXT9763HC-C4 制造商:Intel 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*