- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369886 > LXT9762 Interface IC PDF資料下載
參數(shù)資料
| 型號： | LXT9762 |
| 英文描述： | Interface IC |
| 中文描述： | 接口IC |
| 文件頁數(shù)： | 65/68頁 |
| 文件大?。?/td> | 1177K |
| 代理商： | LXT9762 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁
Low-Power Octal PHY
—
LXT9784
Datasheet
65
17.9
Carrier Sense
Disable
Controls the RX100 CRS disable function
1 = CRS disable.
default 0 = CRS enable.
RW
17.8
Reserved
Must be set to zero during write
RW
17.7
Auto-Negotiation
Loopback
1 = Auto-Negotiation Loopback.
default 0 = Auto-Negotiation normal mode.
RW
17.6
MDI Tri-state
1 = MDI Tri-state (transmit driver tri-states)
default 0 = Normal operation
RW
17.5
Force Polarity
1 = Reversed polarity
default 0 = Normal polarity operation.
RW
17.4
Auto Polarity Disable
1 = Auto Polarity disabled.
default 0 = Auto Polarity enabled.
RW
17.3
SQE Disable
1 = 10BASE-T squelch test disabled.
default 0 = Normal squelch operation
RW
17.2
Extended Squelch
Extended Squelch control.
1 = 10BASE-T extended squelch control enabled.
0 = 10BASE-T extended squelch control disabled.
RW
17.1
Link Integrity Disable
1 = Link disabled.
default 0 = Normal Link Integrity operation.
RW
P
17.0
Jabber Function
Disable
1 = Jabber disabled.
default 0 = Normal Jabber operation.
RW
Table 52. Register 18 (12 Hex) PHY Interrupt Register
Bit(s)
Name
Description
Type
1
18.15:2
Reserved
Constant
“
0
”
.
RO
18.1
Interrupt Enable
Enables the assertion of a specific PHY Interrupt line. However, bit 0 is not masked,
and the interrupt bit will remain visible.
1 = enable the assertion of the interrupt line.
default 0 = disable the interrupt line.
RW
18.0
Link Status
Interrupt
Reflects the PHY link integrity changing. The bit is self-cleared after any read cycle.
1 = a change on PHY link status was detected.
RO
SC
1. Refer to
Table 42 on page 60
for Type definitions.
Table 53. Reg 19 (13 Hex) 100 BASE-TX RCV False Carrier Counter
Bit(s)
Name
Description
Type
1
19[15:0]
False Carrier
Sense
A 16 bit counter that increments for each false carrier event (bad SSD). The counter
stops when full (and does not roll over.) Self clears on read.
RO
SC
1. Refer to
Table 42 on page 60
for Type definitions.
Table 51. Register 17 (11 Hex) Special Control (Continued)
Bit(s)
Name
Description
Type
1
1. Refer to
Table 42 on page 60
for Type definitions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT9762HC | LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC |
| LXT9781 | Interface IC |
| LXT9781BC | LAN TRANSCEIVER|OCTAL|BGA|272PIN|PLASTIC |
| LXT9781HC | LAN TRANSCEIVER|OCTAL|QFP|208PIN|PLASTIC |
| LXT9782 | Interface IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT9762HC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC |
| LXT9763 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Fast Ethernet 10/100 Hex Transceiver with Full MII |
| LXT9763HC | 制造商:LEVEL_ONE 功能描述: |
| LXT9763HC-B2 | 制造商:Intel 功能描述: |
| LXT9763HC-C4 | 制造商:Intel 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。