參數(shù)資料
型號(hào): LXT9762
英文描述: Interface IC
中文描述: 接口IC
文件頁(yè)數(shù): 59/68頁(yè)
文件大小: 1177K
代理商: LXT9762
Low-Power Octal PHY
LXT9784
Datasheet
59
4.6
Clock Specifications
4.6.1
MCLK Specifications
MCLK is the LXT9784 master clock. It is externally sourced by an oscillator.
Table 41
defines the
LXT9784 requirements from this signal.
Figure 26. Master Clock Specifications
Figure 27. Master Clock Slope Specifications
Table 41. MCLK Specifications
Parameter
Symbol
Min
Typ
Max
Units
Condition
MCLK Duty Cycle
T60 (T
MCLK_DC
)
35
65
%
MCLK period
T61 (T
MCLK_PR
)
20
ns
RMII
Mode - 50 MHz
MCLK period
T61 (T
MCLK_PR
)
8
ns
SMII
Mode - 125 MHz
MCLK slope
T62 (T
MCLK_SL
)
3
V/ns
MCLK jitter
T63 (T
MCLK_JIT
)
100
ps
Peak
1. The MCLK frequency shall be ±50 PPM.
2. Trace characteristic impedance (Z
0
), 60W ±10%.
T60
T60
T61
1.4v
T62
T62
90%
10%
相關(guān)PDF資料
PDF描述
LXT9762HC LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC
LXT9781 Interface IC
LXT9781BC LAN TRANSCEIVER|OCTAL|BGA|272PIN|PLASTIC
LXT9781HC LAN TRANSCEIVER|OCTAL|QFP|208PIN|PLASTIC
LXT9782 Interface IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT9762HC 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC
LXT9763 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Fast Ethernet 10/100 Hex Transceiver with Full MII
LXT9763HC 制造商:LEVEL_ONE 功能描述:
LXT9763HC-B2 制造商:Intel 功能描述:
LXT9763HC-C4 制造商:Intel 功能描述: