參數(shù)資料
型號(hào): LXT970AQC
英文描述: LAN TRANSCEIVER|SINGLE|CMOS|QFP|64PIN|PLASTIC
中文描述: 網(wǎng)絡(luò)收發(fā)器|單|的CMOS | QFP封裝| 64管腳|塑料
文件頁(yè)數(shù): 49/68頁(yè)
文件大?。?/td> 1177K
代理商: LXT970AQC
Low-Power Octal PHY
LXT9784
Datasheet
49
3.3.1
RMII Clock
In RMII mode of operation, the master input clock (MCLK) frequency should be 50 MHz ± 50
ppm, with a duty-cycle between 35% and 65% inclusive.
3.4
SMII Applications
The SMII ports provide eight low pin-count interfaces between the LXT9784
s eight PHYs and an
ASIC switch, as an alternative to the RMII interface. The SMII interface is composed of two
signals per port, a global synchronization signal, and a global reference clock.
Figure 13. Typical RMII Application
LXT9784
P0_MDI
P1_MDI
P2_MDI
P3_MDI
P4_MDI
P5_MDI
P6_MDI
P7_MDI
MDI Ports
RBIAS100_0
RBIAS10_0
Analog pins
LED0_[A:C]
LED1_[A:C]
LED2_[A:C]
LED3_[A:C]
LED4_[A:C]
LED5_[A:C]
LED6_[A:C]
LED7_[A:C]
Per Port
LEDs
MODE[2:0]
RESET
MCLK
FRC34
Configuration
MDIO
MDC
MII Management
Interface
ID[1:0]
PHY ID
RMII0_[6:0]
RMII1_[6:0]
RMII2_[6:0]
RMII3_[6:0]
RMII4_[6:0]
RMII5_[6:0]
RMII6_[6:0]
RMII7_[6:0]
RMII
Interfaces
TPIP
INT
Interrupt
RBIAS100_1
RBIAS10_1
SCRMBP
MDIX
BP4B5B
FRCLNK
SYNC
TCK
TI
TEXEC
TOUT
Test Port
TPIN
TPOP
TPON
RXD[1:0]
TXD[1:0]
CRSDV
TXEN
RXER
相關(guān)PDF資料
PDF描述
LXT970ATC Telecomm/Datacomm
LXT971ABC LAN TRANSCEIVER|SINGLE|CMOS|BGA|64PIN|PLASTIC
LXT971ABE LAN TRANSCEIVER|SINGLE|CMOS|BGA|64PIN|PLASTIC
LXT971ALC LAN TRANSCEIVER|SINGLE|CMOS|QFP|64PIN|PLASTIC
LXT971ALE LAN TRANSCEIVER|SINGLE|CMOS|QFP|64PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT970AQC.B11 制造商:Intel 功能描述:
LXT970ATC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm
LXT970QC 制造商:LEVEL ONE 功能描述: 制造商:Level One 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:Level One Communications 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP
LXT971A 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet PHY Transceiver
LXT971ABC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN TRANSCEIVER|SINGLE|CMOS|BGA|64PIN|PLASTIC