參數(shù)資料
型號： LXT361PE
英文描述： Telecommunication IC
中文描述： 通信集成電路
文件頁數(shù)： 23/52頁
文件大小： 1187K
代理商： LXT361PE
Integrated T1/E1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications
—
LXT361
Datasheet
23
ZEROV detection is enabled when the HDB3 encoders/decoders are enabled. This requires
CR1.ENCENB = 1, also CR1.EC4:1 = 100x or 1010, which establishes E1 operation. To select
ZEROV detection, set bit CR4.ZEROV = 1.
3.5.4
Alarm Condition Monitoring
3.5.4.1
Loss of Signal
The LXT361 Loss of Signal (LOS) monitor function is compatible with ITU G.775 and ETSI
300233. The receiver LOS monitor loads a digital counter at the RCLK frequency. The count
increments with each received 0 and the counter resets to 0 on receipt of a 1. When the count
reaches
“
n
”
0s, bit PSR.LOS is set to
‘
1
’
, and the MCLK replaces the recovered clock at the RCLK
output in a smooth transition. For T1 operations, the number of 0s, n = 175, and for E1 operations,
n = 32. For both T1 and E1 operation,
“
n
”
can be set to 2048 by setting bit CR4.LOS2048 = 1.
For T1 operation, when the received signal has 12.5% 1s (16 marks in a sliding 128-bit period, with
fewer than 100 consecutive 0s), bit PSR.LOS = 0 and the recovered clock replaces MCLK at the
RCLK output in another smooth transition.
For E1 operation, the LOS condition is cleared when the received signal has 12.5% 1s density (four
1s in a sliding 32-bit window with fewer than 16 consecutive 0s). In E1 operation, the out-of-LOS
criterion can be modified from 12.5% marks density to 32 consecutive marks by setting bit
CR4.COL32CM = 1.
During LOS, the device sends received data to the RPOS/RNEG pins (or RDATA in Unipolar
mode). Bit PSR.LOS = 1 to indicate LOS condition, and can generate an interrupt to the host
controller if so programmed.
3.5.4.2
Alarm Indication Signal Detection
The receiver detects an AIS pattern when it receives fewer than three 0s in any string of 2048 bits.
The device clears the AIS condition when it receives three or more 0s in a string of 2048 bits.
The AIS bit in the Performance Status Register indicates AIS detection. Whenever the AIS status
changes, bit TSR.TAIS =1. Unless masked, a change of AIS status generates an interrupt.
3.5.4.3
Driver Failure Open Mode
The DFM Open (DFMO) bit is available in the Performance Status Register to indicate an open
condition on the lines. DFMO can generate an INT to the host controller. The Transition Status
Register bit TDFMO indicates a transition in the status of the bit. Writing a 1 to ICR.CDFMO will
clear or mask the interrupt.
3.5.4.4
Elastic Store Overflow/Underflow
When the bit count in the Elastic Store (ES) is within two bits of overflowing or underflowing the
ES adjusts the output clock by
1
/
8
of a bit period. The ES provides an indication of overflow and
underflow via bits TRS.ESOVR and TSR.ESUNF. These are sticky bits and will stay set to 1 until
the host controller reads the register. These interrupts can be cleared or masked by writing a 1 to the
bits ICR.CESO and ICR.CESU, respectively.
相關(guān)PDF資料
PDF描述
LXT362LE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC
LXT362PE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC
LXT362QE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC
LXT363LE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC
LXT363PE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT361QE 制造商:LEVEL ONE 功能描述: 制造商:LEVEL ONE 功能描述:DATACOM, PCM TRANSCEIVER, PQFP44
LXT362 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Integrated T1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications
LXT362LE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC
LXT362PE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC
LXT362QE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*