- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377787 > LV065MU (Advanced Micro Devices, Inc.) 64 Megabit (8 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control PDF資料下載
參數(shù)資料
| 型號(hào)： | LV065MU |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | 64 Megabit (8 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control |
| 中文描述： | 64兆位（8米× 8位）的MirrorBit⑩3.0伏特，只有統(tǒng)一部門閃存記憶體與VersatileI /輸出⑩控制 |
| 文件頁數(shù)： | 12/62頁 |
| 文件大?。?/td> | 778K |
| 代理商： | LV065MU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
10
Am29LV065MU
September 12, 2006
D A T A S H E E T
DEVICE BUS OPERATIONS
This section describes the requirements and use of
the device bus operations, which are initiated through
the internal command register. The command register
itself does not occupy any addressable memory loca-
tion. The register is a latch used to store the com-
mands, along with the address and data information
needed to execute the command. The contents of the
register serve as inputs to the internal state machine.
The state machine outputs dictate the function of the
device. Table 1 lists the device bus operations, the in-
puts and control levels they require, and the resulting
output. The following subsections describe each of
these operations in further detail.
Table 1.
Device Bus Operations
Legend:
L = Logic Low = V
IL
, H = Logic High = V
IH
, V
ID
= 11.5–12.5
V, V
HH
= 11.5–12.5
V, X = Don’t Care, SA = Sector Address,
A
IN
= Address In, D
IN
= Data In, D
OUT
= Data Out
Notes:
1. Addresses are A22:A0. Sector addresses are A22:A16.
2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See “Sector Group
Protection and Unprotection” on page 18..
3. D
IN
or D
OUT
as required by command sequence, data polling, or sector protect algorithm (see Figure 2).
VersatileIO
(V
IO
) Control
The VersatileIO (V
IO
) control allows the host system
to set the voltage levels that the device generates and
tolerates on CE# and DQ I/Os to the same voltage
level that is asserted on V
IO
. See “Ordering Informa-
tion” on page 9. for V
IO
options on this device.
For example, a V
I/O
of 1.65–3.6 volts allows for I/O at
the 1.8 or 3 volt levels, driving and receiving signals to
and from other 1.8 or 3 V devices on the same data
bus.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# and OE# pins to V
IL
. CE# is the power
control and selects the device. OE# is the output con-
trol and gates array data to the output pins. WE#
should remain at V
IH
.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory
content occurs during the power transition. No com-
mand is necessary in this mode to obtain array data.
Standard microprocessor read cycles that assert valid
addresses on the device address inputs produce valid
data on the device data outputs. The device remains
enabled for read access until the command register
contents are altered.
See “Reading Array Data” on page 25. for more infor-
mation. “Read-Only Operations” on page 42 for timing
specifications and to Figure 13 for the timing diagram.
Operation
CE#
OE#
WE#
RESET#
ACC
Addresses
(Note 2)
DQ7–
DQ0
Read
L
L
H
H
L/H
A
IN
D
OUT
Write (Program/Erase)
L
H
L
H
L/H
A
IN
(Note 3)
Accelerated Program
L
H
L
H
V
HH
A
IN
(Note 3)
Standby
V
CC
±
0.3 V
X
X
V
CC
±
0.3 V
L/H
X
High-Z
Output Disable
L
H
H
H
L/H
X
High-Z
Reset
X
X
X
L
L/H
X
High-Z
Sector Group Protect (Note 2)
L
H
L
V
ID
L/H
SA, A6=L, A3=L,
A2=L, A1=H, A0=L
(Note 3)
Sector Group Unprotect
(Note 2)
L
H
L
V
ID
L/H
SA, A6=H, A3=L,
A2=L, A1=H, A0=L
(Note 3)
Temporary Sector Group
Unprotect
X
X
X
V
ID
L/H
A
IN
(Note 3)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LV640MB | 64 Megabit (8 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control |
| LV640MH | 64 Megabit (8 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control |
| LV640ML | 64 Megabit (8 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control |
| LV640MT | 64 Megabit (8 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control |
| LV640MU | 64 Megabit (8 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LV07A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:HEX BUFFERS/DRIVERS WITH OPEN-DRAIN OUTPUTS |
| LV1 | 制造商:Arlington Industries 功能描述:Single Gang Old Work Low Voltage Mounting Bracket 制造商:ARLINGTON INDUSTRIES 功能描述:LOW VOLTAGE BRACKET SINGLE GANG OLD WORK 制造商:ARLINGTON INDUSTRIES 功能描述:LOW VOLTAGE WALL MOUNTING BRACKETS, 1 GANG OLD WORK, FEATURES: USED FOR ANY CLASS 2 LOW VOLTAGE WIRING APPLICATION, HAVE SPEED CLIPS WHICH ALLOW EASY MOUNTING, OPEN BACK DESIGN ALLOWS INCREASED CLEARANCE |
| LV-1/2-T1-2R4-2-TR | 制造商:SEI Stackpole Electronics Inc 功能描述: |
| LV-1/2-T1-3R-2-TR | 制造商:SEI Stackpole Electronics Inc 功能描述: |
| LV-1/2-T1-5R1-2-TR | 制造商:SEI Stackpole Electronics Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。