- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378652 > LU82541ER (INTEL CORP) 82541ER Gigabit Ethernet Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | LU82541ER |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 82541ER Gigabit Ethernet Controller |
| 中文描述： | 1 CHANNEL(S), 1000M bps, LOCAL AREA NETWORK CONTROLLER, PBGA196 |
| 封裝： | 15 X 15 MM, 1 MM PITCH, LEAD FREE, PLASTIC, BGA-196 |
| 文件頁數(shù)： | 1/48頁 |
| 文件大?。?/td> | 284K |
| 代理商： | LU82541ER |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
82541ER Gigabit Ethernet Controller
Networking Silicon
Datasheet
Product Features
■
PCI Bus
—PCI revision 2.3, 32-bit, 33/66 MHz
—Algorithms that optimally use advanced PCI,
MWI, MRM, and MRL commands
—3.3 V (5 V tolerant PCI signaling)
■
MAC Specific
—Low-latency transmit and receive queues
—IEEE 802.3x-compliant flow-control support
with software-controllable thresholds
—Caches up to 64 packet descriptors in a single
burst
—Programmable host memory receive buffers
(256 B to 16 KB) and cache line size (16 B to
256 B)
—Wide, optimized internal data path
architecture
—64 KB configurable Transmit and Receive
FIFO buffers
■
PHY Specific
—Integrated for 10/100/1000 Mb/s operation
—IEEE 802.3ab Auto-Negotiation support
—IEEE 802.3ab PHY compliance and
compatibility
—State-of-the-art DSP architecture implements
digital adaptive equalization, echo
cancellation, and cross-talk cancellation
—Automatic polarity detection
—Automatic detection of cable lengths and
MDI vs. MDI-X cable at all speeds
■
Host Off-Loading
—Transmit and receive IP, TCP, and UDP
checksum off-loading capabilities
—Transmit TCP segmentation
—Advanced packed filtering
—Jumbo frame support up to 16 KB
—Intelligent Interrupt generation (multiple
packets per interrupt)
■
Manageabiltiy
—Network Device Class Power Management
Specification 1.1
—Compliance with PCI Power Management
1.1 and ACPI 2.0
—SNMP and RMON statistic counters
—D0 and D3 power states
■
Additional Device
—Four programmable LED outputs
—On-chip power control circuitry
—BIOS LAN Disable pin
—JTAG (IEEE 1149.1) Test Access Port built
in silicon
■
Lead-free
a
196-pin Ball Grid Array (BGA).
Devices that are lead-free are marked with a
circled “e1” and have the product code:
LUxxxxxx.
a. This device is lead-free. That is, lead has not been intentionally added, but lead may still exist as an impurity at
<1000 ppm.
The Material Declaration Data Sheet, which includes lead impurity levels and the concentration of other
Restriction on Hazardous Substances (RoHS)-banned materials, is available at:
ftp://download.intel.com/design/packtech/material_content_IC_Package.pdf#pagemode=bookmarks
In addition, this device has been tested and conforms to the same parametric specifications as previous versions of
the device.
For more information regarding lead-free products from Intel Corporation, contact your Intel Field Sales represen-
tative
Revision 4.1
September 2006
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LVT162245 | Low Voltage 16-Bit Transceiver with 3-STATE Outputs and 25? Series Resistors in A Port Outputs |
| LXT974 | Fast Ethernet 10/100 Quad Transceivers |
| LXT974A | Fast Ethernet 10/100 Quad Transceivers |
| LXT974AHC | Fast Ethernet 10/100 Quad Transceivers |
| LXT974B | Fast Ethernet 10/100 Quad Transceivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LU82541ER 862931 | 制造商:Intel 功能描述:TABOR; GIGABIT ETHERNET CONTROLLER, SINGLE PORT, PB-FREE 2LI - Trays |
| LU82541ER S L7QU | 制造商:Intel 功能描述:GIGABIT ETHERNET CONTROLLER 制造商:Intel 功能描述:TABOR; GIGABIT ETHERNET CONTROLLER, SINGLE PORT, PB-FREE 2LI - Tape and Reel |
| LU82541ER 862931 | 制造商:Intel 功能描述:Ethernet ICs Controller IEEE 10/ 100/1000 Mbps BGA196 |
| LU82541ER S L7QU | 制造商:Intel 功能描述:Ethernet ICs Controller IEEE 10/ 100/1000 Mbps BGA196 |
| LU82541GI | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82541 Family of Gigabit Ethernet Controllers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。