LTC4223-1/LTC4223-2
4
422312f
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
I
TMR(UP)
TIMER Pull-Up Current
V
TIMER
= 1V, Initial Timing Cycle
V
TIMER
= 0V, In AUX Fault Mode
V
TIMER
= 0V, In 12V Fault Mode
?/DIV>
?/DIV>
?/DIV>
7
7
140
10
10
200
13
13
260
糀
糀
糀
I
TMR(DN)
TIMER Pull-Down Current
V
TIMER
= 2V, No Faults
V
TIMER
= 2V, In Reset Mode
?/DIV>
?/DIV>
1.3
2
2
8
2.6
16
糀
mA
Open Drain Outputs
V
OL
Output Low Voltage (
?/DIV>
F
?/DIV>
A
?/DIV>
U
?/DIV>
L
?/DIV>
T,
?/DIV>
1
?/DIV>
2
?/DIV>
P
?/DIV>
G
?/DIV>
O
?/DIV>
O
?/DIV>
D,
?/DIV>
A
?/DIV>
U
?/DIV>
X
?/DIV>
P
?/DIV>
G
?/DIV>
O
?/DIV>
O
?/DIV>
D)
I
OL
= 3mA
?/DIV>
0.15
0.4
V
V
OH
Output High Voltage (
?/DIV>
F
?/DIV>
A
?/DIV>
U
?/DIV>
L
?/DIV>
T,
?/DIV>
1
?/DIV>
2
?/DIV>
P
?/DIV>
G
?/DIV>
O
?/DIV>
O
?/DIV>
D,
?/DIV>
A
?/DIV>
U
?/DIV>
X
?/DIV>
P
?/DIV>
G
?/DIV>
O
?/DIV>
O
?/DIV>
D)
(Note 5)
?SPAN class="pst LTC4223CDHD-2-PBF_2351537_4">    V
CC
1
V
I
PU
Output Pin Pull-Up Current (
?/DIV>
F
?/DIV>
A
?/DIV>
U
?/DIV>
L
?/DIV>
T,
?/DIV>
1
?/DIV>
2
?/DIV>
P
?/DIV>
G
?/DIV>
O
?/DIV>
O
?/DIV>
D,
?/DIV>
A
?/DIV>
U
?/DIV>
X
?/DIV>
P
?/DIV>
G
?/DIV>
O
?/DIV>
O
?/DIV>
D)
V
PU
= 1.5V
?/DIV>
6
10
14
糀
Logic Inputs
V
IN(TH)
Logic Input Threshold (12ON, AUXON,
?/DIV>
E
?/DIV>
N)
?/DIV>
0.8
2
V
I
IN(LEAK)
Input Leakage Current (12ON, AUXON)
V
IN
= V
CC
?/DIV>
?
糀
R
PU
?/DIV>
E
?/DIV>
N Pin Pull-Up Resistance
?/DIV>
60
100
140
k?/DIV>
Other Pin Functions
I
12VSENSE
12V
SENSE
Pin Input Current
V
12VSENSE
= 12V
?/DIV>
10
50
100
糀
I
12VOUT
12V
OUT
Pin Input Current
Gate Drive On, V
12VOUT
= 12V
?/DIV>
20
50
100
糀
R
OUT(DIS)
OUT Pin Discharge Resistance
12V
OUT
AUXOUT
Gate Drive Off
V
12VOUT
= 6V
V
AUXVOUT
= 2V
?/DIV>
?/DIV>
400
375
800
750
1600
1500
?/DIV>
?/DIV>
Propagation Delays
t
CB
AUX Circuit Breaker Trip Delay
After Power Up
?/DIV>
12
25
50
約
t
PHL(SENSE)
Sense Voltage, (12V
IN
12V
SENSE
)
High to 12V
GATE
Low
擵
SENSE
= 300mV, C
12VGATE
= 10nF
擵
SENSE
= 100mV, C
12VGATE
= 10nF
?/DIV>
?/DIV>
0.5
5
1
12
約
約
t
PHH(AUXON)
AUXON High to AUXOUT High
?/DIV>
15
30
約
t
PHH(12ON)
12ON High to 12V
GATE
High
?/DIV>
30
60
約
t
RST(ON)
Input Low (12ON, AUXON) to
?/DIV>
F
?/DIV>
A
?/DIV>
U
?/DIV>
L
?/DIV>
T High
?/DIV>
20
40
約
t
RST(VCC)
V
CC
Low to
?/DIV>
F
?/DIV>
A
?/DIV>
U
?/DIV>
L
?/DIV>
T High
?/DIV>
80
150
約
t
PLL(UVLO)
12V
IN
Low to 12V
GATE
Low
?/DIV>
6
12
18
約
AUXIN Low to
?/DIV>
A
?/DIV>
U
?/DIV>
X
?/DIV>
P
?/DIV>
G
?/DIV>
O
?/DIV>
O
?/DIV>
D High
?/DIV>
6
12
18
約
t
PHL(GATE)
?/DIV>
E
?/DIV>
N High to 12V
GATE
Low
?/DIV>
20
40
約
t
PLH(PG)
12V
OUT
Low to
?/DIV>
1
?/DIV>
2
?/DIV>
P
?/DIV>
G
?/DIV>
O
?/DIV>
O
?/DIV>
D High
?/DIV>
20
40
約
AUXOUT Low to
?/DIV>
A
?/DIV>
U
?/DIV>
X
?/DIV>
P
?/DIV>
G
?/DIV>
O
?/DIV>
O
?/DIV>
D High
?/DIV>
20
40
約
t
P(12IMON)
Input Sense Voltage Step to 12IMON
Propagation Delay
擵
SENSE
= 100mV
?/DIV>
2
6
約
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: All currents into device pins are positive; all currents out of
the device pins are negative. All voltages are referenced to GND unless
otherwise speci ed.
Note 3: An internal clamp limits the 12V
GATE
pin to a minimum of 4.5V
above 12V
OUT
. Driving this pin to voltages beyond the clamp may damage
the device.
Note 4: For the DFN package, the AUX switch on resistance, R
DS(ON)
limit
is guaranteed by correlation to wafer test measurements.
Note 5: The output pins
?/DIV>
F
?/DIV>
A
?/DIV>
U
?/DIV>
L
?/DIV>
T,
?/DIV>
1
?/DIV>
2
?/DIV>
P
?/DIV>
G
?/DIV>
O
?/DIV>
O
?/DIV>
D and
?/DIV>
A
?/DIV>
U
?/DIV>
X
?/DIV>
P
?/DIV>
G
?/DIV>
O
?/DIV>
O
?/DIV>
D have an internal
pull-up to V
CC
of 10糀. However, an external pull-up resistor may be used
when faster rise time is required or for V
OH
voltages greater than V
CC
.
ELECTRICAL CHARACTERISTICS
The ?/SPAN> denotes the speci cations which apply over the full operating
temperature range, otherwise speci cations are T
A
= 25癈, V
CC
= 3.3V, V
AUXIN
= 3.3V, V
12VIN
=12V, unless otherwise speci ed. (Note 2)
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
LTC4223CDHD-2TRPBF |
制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Supply Hot Swap Controller for Advanced Mezzanine Card |
LTC4223CGN-1#PBF |
功能描述:IC CNTRLR HOT SWAP DUAL 16-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標準包裝:50 系列:- 類型:熱交換控制器 應(yīng)用:-48V 遠程電力系統(tǒng),AdvancedTCA ? 系統(tǒng),高可用性 內(nèi)部開關(guān):無 電流限制:可調(diào) 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP,10-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:10-MSOP 包裝:管件 |
LTC4223CGN-1#TRPBF |
功能描述:IC CNTRLR HOT SWAP DUAL 16-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標準包裝:50 系列:- 類型:熱交換控制器 應(yīng)用:-48V 遠程電力系統(tǒng),AdvancedTCA ? 系統(tǒng),高可用性 內(nèi)部開關(guān):無 電流限制:可調(diào) 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP,10-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:10-MSOP 包裝:管件 |
LTC4223CGN-1PBF |
制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Supply Hot Swap Controller for Advanced Mezzanine Card |
LTC4223CGN-1TRPBF |
制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Supply Hot Swap Controller for Advanced Mezzanine Card |